Victor M. van Santen
Orcid: 0000-0002-6629-4713
According to our database1,
Victor M. van Santen
authored at least 34 papers
between 2014 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
Graph Attention Networks to Identify the Impact of Transistor Degradation on Circuit Reliability.
IEEE Trans. Circuits Syst. I Regul. Pap., July, 2024
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2024
Machine Learning Unleashes Aging and Self-Heating Effects: From Transistors to Full Processor (Invited Paper).
Proceedings of the IEEE International Reliability Physics Symposium, 2024
2023
IEEE Trans. Very Large Scale Integr. Syst., September, 2023
IEEE Trans. Circuits Syst. I Regul. Pap., 2023
Characterizing BTI and HCD in 1.2V 65nm CMOS Oscillators made from Combinational Standard Cells and Processor Logic Paths.
Proceedings of the IEEE International Reliability Physics Symposium, 2023
Challenges in Machine Learning Techniques to Estimate Reliability from Transistors to Circuits.
Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2023
Proceedings of the 60th ACM/IEEE Design Automation Conference, 2023
2022
IEEE Trans. Very Large Scale Integr. Syst., 2022
2021
Minimizing Excess Timing Guard Banding Under Transistor Self-Heating Through Biasing at Zero-Temperature Coefficient.
IEEE Access, 2021
Proceedings of the 39th IEEE VLSI Test Symposium, 2021
Proceedings of the 39th IEEE VLSI Test Symposium, 2021
Proceedings of the International Symposium on VLSI Design, Automation and Test, 2021
2020
IEEE Trans. Circuits Syst. II Express Briefs, 2020
BTI and HCD Degradation in a Complete 32 × 64 bit SRAM Array - including Sense Amplifiers and Write Drivers - under Processor Activity.
Proceedings of the 2020 IEEE International Reliability Physics Symposium, 2020
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2020
Proceedings of the 25th Asia and South Pacific Design Automation Conference, 2020
Proceedings of the 25th Asia and South Pacific Design Automation Conference, 2020
2019
IEEE Trans. Very Large Scale Integr. Syst., 2019
IEEE Trans. Circuits Syst. II Express Briefs, 2019
Modeling and Mitigating Time-Dependent Variability From the Physical Level to the Circuit Level.
IEEE Trans. Circuits Syst. I Regul. Pap., 2019
Proceedings of the 25th IEEE International Symposium on On-Line Testing and Robust System Design, 2019
2018
Reliability in Super- and Near-Threshold Computing: A Unified Model of RTN, BTI, and PV.
IEEE Trans. Circuits Syst. I Regul. Pap., 2018
Weighted time lag plot defect parameter extraction and GPU-based BTI modeling for BTI variability.
Proceedings of the IEEE International Reliability Physics Symposium, 2018
Proceedings of the 24th IEEE International Symposium on On-Line Testing And Robust System Design, 2018
Proceedings of the International Conference on Computer-Aided Design, 2018
2017
IEEE Des. Test, 2017
2016
Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition, 2016
Proceedings of the 53rd Annual Design Automation Conference, 2016
2015
Proceedings of the IEEE International Reliability Physics Symposium, 2015
2014
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2014