Vassil S. Dimitrov
According to our database1,
Vassil S. Dimitrov
authored at least 93 papers
between 1992 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
1995
2000
2005
2010
2015
2020
0
1
2
3
4
5
6
7
8
9
1
3
3
2
4
3
2
3
3
3
3
2
1
1
5
2
4
1
1
1
1
3
1
1
1
2
1
2
1
1
2
2
1
1
2
3
4
3
3
2
2
1
1
2
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Multiple-base Logarithmic Quantization and Application in Reduced Precision AI Computations.
Proceedings of the 31st IEEE Symposium on Computer Arithmetic, 2024
2023
J. Cryptogr. Eng., April, 2023
2022
Efficient Verification of the Wesolowski Verifiable Delay Function for Distributed Environments.
IACR Cryptol. ePrint Arch., 2022
2020
IEEE Trans. Aerosp. Electron. Syst., 2020
IACR Cryptol. ePrint Arch., 2020
Proceedings of the 2nd International Conference on Blockchain Economics, 2020
Preventing Denial of Service Attacks in IoT Networks through Verifiable Delay Functions.
Proceedings of the IEEE Global Communications Conference, 2020
2019
CoRR, 2019
Proceedings of the IEEE International Conference on Blockchain and Cryptocurrency, 2019
2018
J. Signal Process. Syst., 2018
Computation of 2D 8×8 DCT Based on the Loeffler Factorization Using Algebraic Integer Encoding.
IEEE Trans. Computers, 2018
J. Comput. Appl. Math., 2018
Fast matrix inversion and determinant computation for Polarimetric Synthetic Aperture Radar.
Comput. Geosci., 2018
2017
IEEE Trans. Computers, 2017
CoRR, 2017
Proceedings of the 30th IEEE Canadian Conference on Electrical and Computer Engineering, 2017
A Parallel Method for the Computation of Matrix Exponential Based on Truncated Neumann Series.
Proceedings of the 24th IEEE Symposium on Computer Arithmetic, 2017
2016
Error-free computation of 8-point discrete cosine transform based on the Loeffler factorisation and algebraic integers.
IET Signal Process., 2016
Proceedings of the 24th European Signal Processing Conference, 2016
2015
IEEE Trans. Computers, 2015
IEEE Trans. Computers, 2015
IACR Cryptol. ePrint Arch., 2015
2014
Precise VLSI Architecture for AI Based 1-D/ 2-D Daub-6 Wavelet Filter Banks With Low Adder-Count.
IEEE Trans. Circuits Syst. I Regul. Pap., 2014
Fast Inversion in ${\schmi{GF(2^m)}}$ with Normal Basis Using Hybrid-Double Multipliers.
IEEE Trans. Computers, 2014
Algebraic integer architecture with minimum adder count for the 2-D Daubechies 4-tap filters banks.
Multidimens. Syst. Signal Process., 2014
2013
IEEE Trans. Circuits Syst. Video Technol., 2013
VLSI Architectures for the 4-Tap and 6-Tap 2-D Daubechies Wavelet Filters Using Algebraic Integers.
IEEE Trans. Circuits Syst. I Regul. Pap., 2013
Asynchronous Realization of Algebraic Integer-Based 2D DCT Using Achronix Speedster SPD60 FPGA.
J. Electr. Comput. Eng., 2013
Proceedings of the 21st IEEE Symposium on Computer Arithmetic, 2013
2012
A Row-Parallel 8 × 8 2-D DCT Architecture Using Algebraic Integer-Based Exact Computation.
IEEE Trans. Circuits Syst. Video Technol., 2012
IEEE Trans. Computers, 2012
Block-Parallel Systolic-Array Architecture for 2-d NTT-Based Fragile Watermark Embedding.
Parallel Process. Lett., 2012
Error-free VLSI architecture for the 2-D Daubechies 4-tap filter using algebraic integers.
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012
Experimental Comparison of Geometric, Arithmetic and Harmonic Means for EEG Event Related Potential Detection.
Proceedings of the Eighth International Conference on Computational Intelligence and Security, 2012
2011
IEEE Trans. Computers, 2011
IEEE Trans. Computers, 2011
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011
2010
IEEE Trans. Signal Process., 2010
2009
Signal Process. Image Commun., 2009
Proceedings of the 19th IEEE Symposium on Computer Arithmetic, 2009
2008
Provably Sublinear Point Multiplication on Koblitz Curves and Its Hardware Implementation.
IEEE Trans. Computers, 2008
Math. Comput., 2008
Fast Multiple Point Multiplication on Elliptic Curves over Prime and Binary Fields using the Double-Base Number System.
IACR Cryptol. ePrint Arch., 2008
Hybrid Binary-Ternary Joint Sparse Form and its Application in Elliptic Curve Cryptography.
IACR Cryptol. ePrint Arch., 2008
Adv. Math. Commun., 2008
Proceedings of the 2008 IEEE International Conference on Multimedia and Expo, 2008
2007
IEEE Trans. Circuits Syst. II Express Briefs, 2007
Efficient Quintuple Formulas for Elliptic Curves and Efficient Scalar Multiplication Using Multibase Number Representation.
IACR Cryptol. ePrint Arch., 2007
Proceedings of the Progress in Cryptology, 2007
Proceedings of the 18th IEEE Symposium on Computer Arithmetic (ARITH-18 2007), 2007
2006
FPGA Implementation of Point Multiplication on Koblitz Curves Using Kleinian Integers.
Proceedings of the Cryptographic Hardware and Embedded Systems, 2006
Proceedings of the Advances in Cryptology, 2006
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems 2006, 2006
2005
J. VLSI Signal Process., 2005
Efficient Techniques for Binary-to-Multidigit Multidimensional Logarithmic Number System Conversion Using Range-Addressable Look-Up Tables.
IEEE Trans. Computers, 2005
IACR Cryptol. ePrint Arch., 2005
A Low-Power Two-Digit Multi-dimensional Logarithmic Number System Filterbank Architecture for a Digital Hearing Aid.
EURASIP J. Adv. Signal Process., 2005
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005
Proceedings of the Advances in Cryptology, 2005
Proceedings of the 16th IEEE International Conference on Application-Specific Systems, 2005
Error-Free Computation of 8x8 2-D DCT and IDCT Using Two-Dimensional Algebraic Integer Quantization.
Proceedings of the 17th IEEE Symposium on Computer Arithmetic (ARITH-17 2005), 2005
2004
J. Circuits Syst. Comput., 2004
Proceedings of the 4th IEEE International Workshop on System-on-Chip for Real-Time Applications (IWSOC'04), 2004
A programmable base 2D-LNS MAC with self-generated look-up tables.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004
A low-power DCT IP core based on 2D algebraic integer encoding.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004
2003
Round-off error-free fixed-point design of polynomial FIR predictors and predictive FIR differentiators.
Digit. Signal Process., 2003
Proceedings of the 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications (IWSOC'03), 30 June, 2003
A 2-D LNS FIR Filter with a Programmable Second Base Using DRAMs.
Proceedings of the First Workshop on Embedded Systems for Real-Time Multimedia, 2003
Proceedings of the 16th IEEE Symposium on Computer Arithmetic (Arith-16 2003), 2003
2002
An analysis of Daubechies discrete wavelet transform based on algebraic integer encoding scheme.
Proceedings of the Third International Workshop on Digital and Computational Video, 2002
Efficient Conversion From Binary to Multi-Digit Multi-Dimensional Logarithmic Number Systems Using Arrays of Range Addressable Look-Up Tables.
Proceedings of the 13th IEEE International Conference on Application-Specific Systems, 2002
2001
An efficient technique for error-free algebraic-integer encoding for high performance implementation of the DCT and IDCT.
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001
Proceedings of the 15th IEEE Symposium on Computer Arithmetic (Arith-15 2001), 2001
2000
Proceedings of the 10th European Signal Processing Conference, 2000
1999
IEEE Trans. Computers, 1999
Proceedings of the 1999 International Symposium on Circuits and Systems, ISCAS 1999, Orlando, Florida, USA, May 30, 1999
1998
IEEE Trans. Signal Process., 1998
J. Circuits Syst. Comput., 1998
Proceedings of the 1998 IEEE International Conference on Acoustics, 1998
Proceedings of the 8th Great Lakes Symposium on VLSI (GLS-VLSI '98), 1998
1997
Proceedings of the 13th Symposium on Computer Arithmetic (ARITH-13 '97), 1997
1995
IEEE Trans. Signal Process., 1995
1994
Hybrid Algorithm for the Computation of the Matrix Polynomial using a Fractal Number System.
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994
1992
Inf. Process. Lett., 1992