Valery V. Sapozhnikov

According to our database1, Valery V. Sapozhnikov authored at least 45 papers between 2013 and 2022.

Collaborative distances:
  • Dijkstra number2 of six.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2022
Duplication of Boolean Complements for Synthesis of Fault-Tolerant Digital Devices and Systems.
Autom. Control. Comput. Sci., 2022

2021
Organization of Testing of Combinational Devices Based on Boolean Complement to Constant-Weight "1-out-of-4" Code with Signal Compression.
Autom. Control. Comput. Sci., 2021

Boolean-Complement Based Fault-Tolerant Electronic Device Architectures.
Autom. Remote. Control., 2021

The Structures of the Fault-Tolerant Automation and Computing Devices Based on the Boolean Complement.
Proceedings of the IEEE East-West Design & Test Symposium, 2021

2020
The Synthesis Conditions of Completely Self-Testing Embedded-Control Circuits Based on the Boolean Complement Method to the "1-out-of-m" Constant-Weight Code.
Autom. Control. Comput. Sci., 2020

Organization of a Fully Self-Checking Structure of a Combinational Device Based on Searching for Groups of Symmetrically Independent Outputs.
Autom. Control. Comput. Sci., 2020

Typical Signal Correction Structures Based on Duplication with the Integrated Control Circuit.
Proceedings of the IEEE East-West Design & Test Symposium, 2020

2019
Synthesis of Built-in Self-Test Control Circuits Based on the Method of Boolean Complement to Constant-Weight 1-out-of-n Codes.
Autom. Control. Comput. Sci., 2019

Using Codes with Summation of Weighted Bits to Organize Checking of Combinational Logical Devices.
Autom. Control. Comput. Sci., 2019

Sum Codes with Fixed Values of Multiplicities for Detectable Unidirectional and Asymmetrical Errors for Technical Diagnostics of Discrete Systems.
Autom. Remote. Control., 2019

Sum Codes of Weighted Data Bits for Objectives of Automation Logical Devices Technical Diagnostics.
Proceedings of the 2019 IEEE East-West Design & Test Symposium, 2019

Terms of Arrangement Reckoning Self-Checking Embedded Check Circuits based on Boolean Complement Up to Constant-Weight Code '1-out-of-3'.
Proceedings of the 2019 IEEE East-West Design & Test Symposium, 2019

Self-Dual Complement Method up to Constant-Weight Codes for Arrangement of Combinational Logical Circuits Concurrent Error-Detection Systems.
Proceedings of the 2019 IEEE East-West Design & Test Symposium, 2019

Polynomial Code with Detecting the Symmetric and Asymmetric Errors in the Data Vectors.
Proceedings of the 2019 IEEE East-West Design & Test Symposium, 2019

2018
Two-Modulus Codes with Summation of On-Data Bits for Technical Diagnostics of Discrete Systems.
Autom. Control. Comput. Sci., 2018

Synthesis of Self-Checking Combination Devices Based on Allocating Special Groups of Outputs.
Autom. Remote. Control., 2018

Sum Codes with Efficient Detection of Twofold Errors for Organization of Concurrent Error-Detection Systems of Logical Devices.
Autom. Remote. Control., 2018

Self-Checking Concurrent Error Detection System Design Based on Boolean Complement Method to "1 out of 3" Code with Hardware Cost Optimization.
Proceedings of the 2018 IEEE East-West Design & Test Symposium, 2018

The Evaluation of Error Detection Probability at the Outputs of Combinational Circuits Under Concurrent Error Detection on the Basis of Summation Codes.
Proceedings of the 2018 IEEE East-West Design & Test Symposium, 2018

The Use of Codes with Fixed Multiplicites of Detected Unidirectional and Asymmetrical Errors in the Process of Organizing Combinational Circuit Testing.
Proceedings of the 2018 IEEE East-West Design & Test Symposium, 2018

Experimental Studies of Polynomial Codes in Concurrent Error Detection Systems of Combinational Logical Circuits.
Proceedings of the 2018 IEEE East-West Design & Test Symposium, 2018

2017
New structures of the concurrent error detection systems for logic circuits.
Autom. Remote. Control., 2017

Conditions for detecting a logical element fault in a combination device under concurrent checking based on Berger's code.
Autom. Remote. Control., 2017

Method of combinational circuits testing by dividing its outputs into groups and using codes, that effectively detect double errors.
Proceedings of the 2017 IEEE East-West Design & Test Symposium, 2017

Combinational circuit check by boolean complement method based on "1-out-of-5" code.
Proceedings of the 2017 IEEE East-West Design & Test Symposium, 2017

Search algorithm for fully tested elements in combinational circuits, controlled on the basis of berger codes.
Proceedings of the 2017 IEEE East-West Design & Test Symposium, 2017

The analysis of two-modulus codes detection ability with summation of unit data bits compared to classical and modified berger codes.
Proceedings of the 2017 IEEE East-West Design & Test Symposium, 2017

Generalized algorithm of building summation codes for the tasks of technical diagnostics of discrete systems.
Proceedings of the 2017 IEEE East-West Design & Test Symposium, 2017

The synthesis of self-checking combinational devices based on properties of codes with summation of weighted transitions and selection of testable outputs groups.
Proceedings of the 2017 IEEE East-West Design & Test Symposium, 2017

2016
Concurrent error detection of combinational circuits by the method of boolean complement on the base of «2-out-of-4» code.
Proceedings of the 2016 IEEE East-West Design & Test Symposium, 2016

Weighted sum code without carries - Is an optimum code with detection of any double errors in data vectors.
Proceedings of the 2016 IEEE East-West Design & Test Symposium, 2016

Generic two-modulus sum codes for technical diagnostics of discrete systems problems.
Proceedings of the 2016 IEEE East-West Design & Test Symposium, 2016

On one method of formation of optimum sum code for technical diagnostics systems.
Proceedings of the 2016 IEEE East-West Design & Test Symposium, 2016

Methods of organization of totally self-checking concurrent error detection system on the basis of constant-weight «1-out-of-3»-code.
Proceedings of the 2016 IEEE East-West Design & Test Symposium, 2016

2015
Applications of modular summation codes to concurrent error detection systems for combinational boolean circuits.
Autom. Remote. Control., 2015

Modular sum codes in building testable discrete systems.
Proceedings of the 2015 IEEE East-West Design & Test Symposium, 2015

New sum code for effective detection of double errors in data bits.
Proceedings of the 2015 IEEE East-West Design & Test Symposium, 2015

Sum code formation with minimum total number of undetectable errors in data vectors.
Proceedings of the 2015 IEEE East-West Design & Test Symposium, 2015

2014
On codes with summation of data bits in concurrent error detection systems.
Autom. Remote. Control., 2014

Combinational circuits checking on the base of sum codes with one weighted data bit.
Proceedings of the 2014 East-West Design & Test Symposium, 2014

On the synthesis of unidirectional combinational circuits detecting all single faults.
Proceedings of the 2014 East-West Design & Test Symposium, 2014

2013
Summation codes for organization of control of combinational circuits.
Autom. Remote. Control., 2013

Analysis of error-detection possibilities of CED circuits based on Hamming and Berger codes.
Proceedings of the East-West Design & Test Symposium, 2013

On the problem of selection of code with summation for combinational circuit test organization.
Proceedings of the East-West Design & Test Symposium, 2013

Properties of code with summation for logical circuit test organization.
Proceedings of the East-West Design & Test Symposium, 2013


  Loading...