Valeri Kirischian
According to our database1,
Valeri Kirischian
authored at least 13 papers
between 2008 and 2019.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2019
On-Chip Thermal Balancing using Dynamic Structural Adaptation of FPGA-Based Multi-task SoPCs for Space-Borne Applications.
Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems, 2019
2018
Run-Time Mitigation of Power Budget Variations and Hardware Faults by Structural Adaptation of FPGA-Based Multi-Modal SoPC.
Comput., 2018
Mitigation of Thermo-cycling effects in Flip-chip FPGA-based Space-borne Systems by Cyclic On-chip Task Relocation.
Proceedings of the 2018 NASA/ESA Conference on Adaptive Hardware and Systems, 2018
2017
Run-time adaptation method for mitigation of hardware faults and power budget variations in space-borne FPGA-based systems.
Proceedings of the 2017 NASA/ESA Conference on Adaptive Hardware and Systems, 2017
2016
Run-Time Recovery Mechanism for Transient and Permanent Hardware Faults Based on Distributed, Self-Organized Dynamic Partially Reconfigurable Systems.
IEEE Trans. Computers, 2016
Proceedings of the 2016 IEEE Canadian Conference on Electrical and Computer Engineering, 2016
Proceedings of the 2016 IEEE Canadian Conference on Electrical and Computer Engineering, 2016
2015
Mitigation of variations in environmental conditions by SoPC architecture adaptation.
Proceedings of the 2015 NASA/ESA Conference on Adaptive Hardware and Systems, 2015
2014
Decentralized run-time recovery mechanism for transient and permanent hardware faults for space-borne FPGA-based computing systems.
Proceedings of the 2014 NASA/ESA Conference on Adaptive Hardware and Systems, 2014
2012
A framework for adaptive reconfigurable space-borne computing platforms for run-time self-recovery from transient and permanent hardware faults.
Proceedings of the 2012 NASA/ESA Conference on Adaptive Hardware and Systems, 2012
2008
Macro-programmable reconfigurable stream processor for collaborative manufacturing systems.
J. Intell. Manuf., 2008
Improving Cost-Effectiveness Using a Micro-level Static Architecture for Stream Applications.
Proceedings of the 4th IEEE International Symposium on Electronic Design, 2008
Proceedings of the 5th Conference on Computing Frontiers, 2008