Valentin de Armas
Orcid: 0000-0002-1017-8107
According to our database1,
Valentin de Armas
authored at least 19 papers
between 1993 and 2018.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2018
Super-resolution with selective filter based on adaptive window and variable macro-block size.
J. Real Time Image Process., 2018
2016
Veh. Commun., 2016
2014
Proceedings of the 2014 IEEE Global Engineering Education Conference, 2014
2013
Proceedings of the 2012 International Conference on Reconfigurable Computing and FPGAs, 2013
2010
Medical Diagnosis Improvement Through Image Quality Enhancement Based on Super-Resolution.
Proceedings of the 13th Euromicro Conference on Digital System Design, 2010
2008
IEEE Trans. Consumer Electron., 2008
Proceedings of the Design, Automation and Test in Europe, 2008
2005
A gigabit multidrop serial backplane for high-speed digital systems based on asymmetrical power splitter.
IEEE Trans. Circuits Syst. II Express Briefs, 2005
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005
2004
Split-engine packet classification: a novel approach to multi-field packet classification on high performance routers with QoS support.
Proceedings of the Global Telecommunications Conference, 2004. GLOBECOM '04, Dallas, Texas, USA, 29 November, 2004
2002
Round-trip delay effect on iterative request-grant-accept scheduling algorithms for virtual output queue switches.
Proceedings of the Global Telecommunications Conference, 2002
2001
A Compact Layout Technique for Reducing Switching Current Effects in High Speed Circuits.
Proceedings of the 2nd International Symposium on Quality of Electronic Design (ISQED 2001), 2001
1999
Proceedings of the 1999 Design, 1999
1998
A CORDIC processor for FFT computation and its implementation using gallium arsenide technology.
IEEE Trans. Very Large Scale Integr. Syst., 1998
Proceedings of the 5th IEEE International Conference on Electronics, Circuits and Systems, 1998
Proceedings of the 1998 Design, 1998
1993
Microprocess. Microprogramming, 1993
Using the ES2 library and SILOS simulator in the development of a single chip with three processors and analog IO.
Proceedings of the 1993 Euromicro Workshop on Parallel and Distributed Processing, 1993