Umamaheswara Rao Tida
Orcid: 0000-0002-9724-1585
According to our database1,
Umamaheswara Rao Tida
authored at least 21 papers
between 2014 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Design Approaches and Consideration for a Reliable and Efficient Monolithic 3D Integration.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2024
Compact 6T-SRAM Using Bottom-Gate Transistor in FD-SOI Process for Monolithic-3D Integration.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2024
2023
Design, Analysis and Optimization of Magnetic-Core Solenoid Inductor for On-Chip Multi-Phase Buck Converter.
IEEE Access, 2023
FDSOI Process Based MIV-transistor Utilization for Standard Cell Designs in Monolithic 3D Integration.
Proceedings of the 36th IEEE International System-on-Chip Conference, 2023
Efficient and Scalable MIV-Transistor with Extended Gate in Monolithic 3D Integration.
Proceedings of the 66th IEEE International Midwest Symposium on Circuits and Systems, 2023
Metal Inter-layer Via Keep-out-zone in M3D IC: A Critical Process-aware Design Consideration.
Proceedings of the 24th International Symposium on Quality Electronic Design, 2023
Proceedings of the 41st IEEE International Conference on Computer Design, 2023
2022
ACM Trans. Design Autom. Electr. Syst., 2022
2020
Dynamic Frequency Scaling Aware Opportunistic Through-Silicon-Via Inductor Utilization in Resonant Clocking.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020
An Improved Quadrature Voltage-Controlled Oscillator with Through-Silicon-Via Inductor in Three-dimensional Integrated Circuits.
CoRR, 2020
Efficient Metal Inter-Layer Via Utilization Strategies for Three-dimensional Integrated Circuits.
Proceedings of the 33rd IEEE International System-on-Chip Conference, 2020
Design and Optimization of Magnetic-core Solenoid Inductor for Multi-phase Buck Converter.
Proceedings of the 63rd IEEE International Midwest Symposium on Circuits and Systems, 2020
Dual-Purpose Metal Inter-layer Via Utilization in Monolithic Three-Dimensional (M3D) Integration.
Proceedings of the 63rd IEEE International Midwest Symposium on Circuits and Systems, 2020
2019
Single-Inductor-Multiple-Tier Regulation: TSV-Inductor-Based On-Chip Buck Converters for 3-D IC Power Delivery.
IEEE Trans. Very Large Scale Integr. Syst., 2019
2018
Proceedings of the International Conference on Computer-Aided Design, 2018
2015
IEEE Trans. Very Large Scale Integr. Syst., 2015
2014
ACM J. Emerg. Technol. Comput. Syst., 2014
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2014
Opportunistic through-silicon-via inductor utilization in LC resonant clocks: concept and algorithms.
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2014
Proceedings of the 19th Asia and South Pacific Design Automation Conference, 2014