Ujjwal Guin
Orcid: 0000-0002-4819-8728
According to our database1,
Ujjwal Guin
authored at least 63 papers
between 2011 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
A Novel Self-referencing Approach Using Memory Power-up States for Detecting COTS SRAMs.
Proceedings of the 42nd IEEE VLSI Test Symposium, 2024
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2024
Proceedings of the Great Lakes Symposium on VLSI 2024, 2024
2023
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., October, 2023
A Comprehensive Test Pattern Generation Approach Exploiting the SAT Attack for Logic Locking.
IEEE Trans. Computers, August, 2023
Proceedings of the Great Lakes Symposium on VLSI 2023, 2023
2022
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022
J. Electron. Test., 2022
IEEE Comput. Archit. Lett., 2022
Fault Modeling and Test Generation for Technology-Specific Defects of Skyrmion Logic Circuits.
Proceedings of the 40th IEEE VLSI Test Symposium, 2022
Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust, 2022
Proceedings of the GLSVLSI '22: Great Lakes Symposium on VLSI 2022, Irvine CA USA, June 6, 2022
Proceedings of the DAC '22: 59th ACM/IEEE Design Automation Conference, San Francisco, California, USA, July 10, 2022
2021
ACM Trans. Design Autom. Electr. Syst., 2021
J. Cryptogr. Eng., 2021
Novel Low-Complexity Polynomial Multiplication Over Hybrid Fields for Efficient Implementation of Binary Ring-LWE Post-Quantum Cryptography.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2021
Proceedings of the 39th IEEE VLSI Test Symposium, 2021
Proceedings of the 39th IEEE VLSI Test Symposium, 2021
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021
A Blockchain-based Contactless Delivery System for Addressing COVID-19 and Other Pandemics.
Proceedings of the 2021 IEEE International Conference on Blockchain, 2021
2020
End-to-End Traceability of ICs in Component Supply Chain for Fighting Against Recycling.
IEEE Trans. Inf. Forensics Secur., 2020
J. Electron. Test., 2020
Cryptogr., 2020
CoRR, 2020
Special Session: The Recent Advance in Hardware Implementation of Post-Quantum Cryptography.
Proceedings of the 38th IEEE VLSI Test Symposium, 2020
Proceedings of the 38th IEEE VLSI Test Symposium, 2020
Proceedings of the 38th IEEE VLSI Test Symposium, 2020
Proceedings of the IEEE International Test Conference in Asia, 2020
2019
J. Hardw. Syst. Secur., 2019
Low-Cost and Secure Firmware Obfuscation Method for Protecting Electronic Systems From Cloning.
IEEE Internet Things J., 2019
Proceedings of the 37th IEEE VLSI Test Symposium, 2019
Proceedings of the 32nd International Conference on VLSI Design and 18th International Conference on Embedded Systems, 2019
Proceedings of the 2019 IEEE Computer Society Annual Symposium on VLSI, 2019
Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust, 2019
Proceedings of the 3rd ACM Workshop on Attacks and Solutions in Hardware Security Workshop, 2019
2018
Robust Design-for-Security Architecture for Enabling Trust in IC Manufacturing and Test.
IEEE Trans. Very Large Scale Integr. Syst., 2018
Proceedings of the 36th IEEE VLSI Test Symposium, 2018
Proceedings of the 31st International Conference on VLSI Design and 17th International Conference on Embedded Systems, 2018
Proceedings of the 19th IEEE Latin-American Test Symposium, 2018
Proceedings of the IEEE International Conference on Internet of Things (iThings) and IEEE Green Computing and Communications (GreenCom) and IEEE Cyber, 2018
Proceedings of the 2018 IEEE International Symposium on Hardware Oriented Security and Trust, 2018
2017
SMA: A System-Level Mutual Authentication for Protecting Electronic Hardware and Firmware.
IEEE Trans. Dependable Secur. Comput., 2017
J. Hardw. Syst. Secur., 2017
A novel design-for-security (DFS) architecture to prevent unauthorized IC overproduction.
Proceedings of the 35th IEEE VLSI Test Symposium, 2017
2016
Design of Accurate Low-Cost On-Chip Structures for Protecting Integrated Circuits Against Recycling.
IEEE Trans. Very Large Scale Integr. Syst., 2016
FORTIS: A Comprehensive Solution for Establishing Forward Trust for Protecting IPs and ICs.
ACM Trans. Design Autom. Electr. Syst., 2016
2015
Proceedings of the 33rd IEEE International Conference on Computer Design, 2015
2014
Counterfeit Integrated Circuits: A Rising Threat in the Global Semiconductor Supply Chain.
Proc. IEEE, 2014
A Comprehensive Framework for Counterfeit Defect Coverage Analysis and Detection Assessment.
J. Electron. Test., 2014
J. Electron. Test., 2014
Proceedings of the 51st Annual Design Automation Conference 2014, 2014
2013
Proceedings of the 14th International Workshop on Microprocessor Test and Verification, 2013
Proceedings of the 2013 IEEE 31st International Conference on Computer Design, 2013
2011
Proceedings of the 29th IEEE VLSI Test Symposium, 2011