Uday Dasgupta
According to our database1,
Uday Dasgupta
authored at least 9 papers
between 1999 and 2016.
Collaborative distances:
Collaborative distances:
Timeline
2000
2002
2004
2006
2008
2010
2012
2014
2016
0
1
2
3
4
5
1
1
1
3
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2016
Low voltage 2-stage and 3-stage push-pull output amplifiers in 65-nm CMOS technology.
Proceedings of the International Symposium on Integrated Circuits, 2016
2015
IEEE Trans. Very Large Scale Integr. Syst., 2015
2014
A LDO Regulator With Weighted Current Feedback Technique for 0.47 nF-10 nF Capacitive Load.
IEEE J. Solid State Circuits, 2014
9.1 A self-calibrating NFC SoC with a triple-mode reconfigurable PLL and a single-path PICC-PCD receiver in 0.11μm CMOS.
Proceedings of the 2014 IEEE International Conference on Solid-State Circuits Conference, 2014
Proceedings of the 2014 International Symposium on Integrated Circuits (ISIC), 2014
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014
2009
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2009), 2009
2003
Effects of resistive loading on unity gain frequency of two-stage CMOS operational amplifiers.
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
1999
Proceedings of the 6th IEEE International Conference on Electronics, Circuits and Systems, 1999