Tsun-Yu Yang

Orcid: 0009-0002-8992-480X

According to our database1, Tsun-Yu Yang authored at least 10 papers between 2018 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Toward Write Optimization for Skyrmion Racetrack Memory by Skyrmion Repermutation.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., June, 2024

LeapGraph: A Fully External Graph Processing System on High-Speed SSD.
Proceedings of the 13th Non-Volatile Memory Systems and Applications Symposium, 2024

Celeritas: Out-of-Core Based Unsupervised Graph Neural Network via Cross-Layer Computing 2024.
Proceedings of the IEEE International Symposium on High-Performance Computer Architecture, 2024

Seraph: Towards Scalable and Efficient Fully-external Graph Computation via On-demand Processing.
Proceedings of the 22nd USENIX Conference on File and Storage Technologies, 2024

Grafu: Unleashing the Full Potential of Future Value Computation for Out-of-core Synchronous Graph Processing.
Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, 2024

2023
SEPH: Scalable, Efficient, and Predictable Hashing on Persistent Memory.
Proceedings of the 17th USENIX Symposium on Operating Systems Design and Implementation, 2023

2022
Practicably Boosting the Processing Performance of BFS-like Algorithms on Semi-External Graph System via I/O-Efficient Graph Ordering.
Proceedings of the 20th USENIX Conference on File and Storage Technologies, 2022

2021
KVIMR: Key-Value Store Aware Data Management Middleware for Interlaced Magnetic Recording Based Hard Disk Drive.
Proceedings of the 2021 USENIX Annual Technical Conference, 2021

2020
Permutation-Write: Optimizing Write Performance and Energy for Skyrmion Racetrack Memory.
Proceedings of the 57th ACM/IEEE Design Automation Conference, 2020

2018
On Closing the Gap Between Pre-Simulation and Post-Simulation Results in Nanometer Analog Layouts.
Proceedings of the 15th International Conference on Synthesis, 2018


  Loading...