Toru Awashima

According to our database1, Toru Awashima authored at least 11 papers between 1992 and 2013.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2013
Optimizing time and space multiplexed computation in a dynamically reconfigurable processor.
Proceedings of the 2013 International Conference on Field-Programmable Technology, 2013

2011
Iterative Synthesis Methods Estimating Programmable-Wire Congestion in a Dynamically Reconfigurable Processor.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2011

Panel discussions: Impact on society by fusion and harmony of mobile devices, servers, and networks - Their direction of evolutions and optimal roles.
Proceedings of the 2011 IEEE Symposium on Low-Power and High-Speed Chips, 2011

2010
High-level Synthesis Challenges for Mapping a Complete Program on a Dynamically Reconfigurable Processor.
IPSJ Trans. Syst. LSI Des. Methodol., 2010

Wire congestion aware synthesis for a dynamically reconfigurable processor.
Proceedings of the International Conference on Field-Programmable Technology, 2010

2006
High-level synthesis challenges and solutions for a dynamically reconfigurable processor.
Proceedings of the 2006 International Conference on Computer-Aided Design, 2006

2005
An Adaptive Cryptographic Accelerator for IPsec on Dynamically Reconfigurable Processor.
Proceedings of the 2005 IEEE International Conference on Field-Programmable Technology, 2005

Implementing core tasks of JPEG2000 Encoder on the Dynamically Reconfigurable Processor.
Proceedings of the 18th International Conference on Architecture of Computing Systems, 2005

2004
Stream applications on the dynamically reconfigurable processor.
Proceedings of the 2004 IEEE International Conference on Field-Programmable Technology, 2004

Implementing and Evaluating Stream Applications on the Dynamically Reconfigurable Processor.
Proceedings of the 12th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2004), 2004

1992
An optimal chip compaction method based on shortest path algorithm with automatic jog insertion.
Proceedings of the 1992 IEEE/ACM International Conference on Computer-Aided Design, 1992


  Loading...