Torsten Kempf
According to our database1,
Torsten Kempf
authored at least 25 papers
between 2003 and 2013.
Collaborative distances:
Collaborative distances:
Timeline
2004
2006
2008
2010
2012
0
1
2
3
4
5
6
7
1
1
2
1
1
1
1
5
1
4
3
1
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2013
J. Signal Process. Syst., 2013
Int. J. Embed. Real Time Commun. Syst., 2013
2012
An FPGA-accelerated testbed for hardware component development in MIMO wireless communication systems.
Proceedings of the 2012 International Conference on Embedded Computer Systems: Architectures, 2012
Proceedings of the 2012 International Symposium on System on Chip, 2012
Parallel paradigms and run-time management techniques for many-core architectures: the 2PARMA approach.
Proceedings of the 2012 Interconnection Network Architecture, 2012
Proceedings of the 2012 IEEE 20th Annual International Symposium on Field-Programmable Custom Computing Machines, 2012
Flexible front-end processing for software defined radio applications using application specific instruction-set processors.
Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing, 2012
2011
Optimized Communication Architecture of MPSoCs with a Hardware Scheduler: A System-Level Analysis.
Int. J. Embed. Real Time Commun. Syst., 2011
Invited paper: Parallel programming and run-time resource management framework for many-core platforms: The 2PARMA approach.
Proceedings of the 6th International Workshop on Reconfigurable Communication-centric Systems-on-Chip, 2011
2010
Int. J. Parallel Program., 2010
2PARMA: Parallel Paradigms and Run-Time Management Techniques for Many-Core Architectures.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2010
2PARMA: Parallel Paradigms and Run-time Management Techniques for Many-Core Architectures.
Proceedings of the VLSI 2010 Annual Symposium - Selected papers, 2010
Optimized communication architecture of MPSoCs with a hardware scheduler: A system view.
Proceedings of the 2010 International Symposium on System on Chip, SoC 2010, Tampere, 2010
Proceedings of IEEE International Conference on Communications, 2010
Proceedings of the Modeling and Tools for Network Simulation, 2010
2009
A Workbench for Analytical and Simulation Based Design Space Exploration of Software Defined Radios.
Proceedings of the VLSI Design 2009: Improving Productivity through Higher Abstraction, 2009
Efficient implementations from libraries: Analyzing the influence of configuration parameters on key performance properties.
Proceedings of the IEEE 20th International Symposium on Personal, 2009
Proceedings of the 2009 International Conference on Computer-Aided Design, 2009
2008
Proceedings of the Wiley Encyclopedia of Computer Science and Engineering, 2008
Virtual architecture mapping: a SystemC based methodology for architectural exploration of System-on-Chips.
Int. J. Embed. Syst., 2008
2006
A SW performance estimation framework for early system-level-design using fine-grained instrumentation.
Proceedings of the Conference on Design, Automation and Test in Europe, 2006
2005
A Modular Simulation Framework for Spatial and Temporal Task Mapping onto Multi-Processor SoC Platforms.
Proceedings of the 2005 Design, 2005
2004
Virtual Architecture Mapping: A SystemC Based Methodology for Architectural Exploration of System-on-Chip Designs.
Proceedings of the Computer Systems: Architectures, 2004
2003
Proceedings of the 2003 International Symposium on System-on-Chip, 2003