Tom Bienmüller
According to our database1,
Tom Bienmüller
authored at least 17 papers
between 1999 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Providing Evidence for the Validity of the Virtual Verification of Automated Driving Systems.
Proceedings of the Dependable Computing - EDCC 2024 Workshops, 2024
2021
Proceedings of the Formal Methods - 24th International Symposium, 2021
2019
Solving Constraint Systems from Traffic Scenarios for the Validation of Autonomous Driving.
Proceedings of the 4th SC-Square Workshop co-located with the SIAM Conference on Applied Algebraic Geometry, 2019
2018
Proceedings of the 3rd Workshop on Satisfiability Checking and Symbolic Computation co-located with Federated Logic Conference, 2018
2017
Formal Aspects Comput., 2017
2016
Proceedings of the 1st Workshop on Satisfiability Checking and Symbolic Computation co-located with 18th International Symposium on Symbolic and Numeric Algorithms for Scientific Computing (SYNASC 2016), 2016
Proceedings of the 1st Workshop on Satisfiability Checking and Symbolic Computation co-located with 18th International Symposium on Symbolic and Numeric Algorithms for Scientific Computing (SYNASC 2016), 2016
Universal Pattern: Formalization, Testing, Coverage, Verification, and Test Case Generation for Safety-Critical Requirements.
Proceedings of the 19th GI/ITG/GMM Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, 2016
Proceedings of the 2016 Formal Methods in Computer-Aided Design, 2016
2015
Proceedings of the Formal Methods for Industrial Critical Systems, 2015
Proceedings of the 11th European Dependable Computing Conference, 2015
2014
CoRR, 2014
True Error or False Alarm? Refining Astrée's Abstract Interpretation Results by Embedded Tester's Automatic Model-Based Testing.
Proceedings of the Computer Safety, Reliability, and Security, 2014
2003
2001
Formale Analyse und Verifikation von Statemate-Entwürfen (Formal Analysis and Verification of Statemate Designs).
Informationstechnik Tech. Inform., 2001
2000
Proceedings of the Computer Aided Verification, 12th International Conference, 2000
1999
Proceedings of the Correct System Design, 1999