Tobias Lieske

Orcid: 0000-0002-6114-015X

According to our database1, Tobias Lieske authored at least 10 papers between 2015 and 2019.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2019
Heterogeneous Computing Utilizing FPGAs - A New and Flexible Approach Integrating Dedicated Hardware Accelerators into Common Computing Platforms.
J. Signal Process. Syst., 2019

Embedded Fluorescence Lifetime Determination for High-Throughput, Low-Photon-Number Applications.
J. Signal Process. Syst., 2019

2018
A Novel Methodology for Evaluating the Energy Consumption of IP Blocks in System-Level Designs.
Proceedings of the 28th International Symposium on Power and Timing Modeling, 2018

High-Endurance Bipolar ReRAM-Based Non-Volatile Flip-Flops with Run-Time Tunable Resistive States.
Proceedings of the 14th IEEE/ACM International Symposium on Nanoscale Architectures, 2018

Multi-level memristive voltage divider: programming scheme trade-offs.
Proceedings of the International Symposium on Memory Systems, 2018

2017
System on chip generation for multi-sensor and sensor fusion applications.
Proceedings of the 2017 International Conference on Embedded Computer Systems: Architectures, 2017

LibHSA: One step towards mastering the era of heterogeneous hardware accelerators using FPGAs.
Proceedings of the 2017 Conference on Design and Architectures for Signal and Image Processing, 2017

Embedded fluorescence lifetime determination for high throughput real-time droplet sorting with microfluidics.
Proceedings of the 2017 Conference on Design and Architectures for Signal and Image Processing, 2017

2016
Dataflow optimization for programmable embedded image preprocessing accelerators.
Proceedings of the International Conference on ReConFigurable Computing and FPGAs, 2016

2015
FAUPU - A design framework for the development of programmable image processing architectures.
Proceedings of the International Conference on ReConFigurable Computing and FPGAs, 2015


  Loading...