Tim Thielemans
Orcid: 0000-0003-4107-7357
According to our database1,
Tim Thielemans
authored at least 4 papers
between 2018 and 2022.
Collaborative distances:
Collaborative distances:
Timeline
2018
2019
2020
2021
2022
0
1
2
1
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2022
A 240V to 47.5 V Fully Integrated Switched-Capacitor Converter in GaN Achieving 62.6% Efficiency at 220 mW/mm<sup>2</sup>.
Proceedings of the 17th Conference on Ph.D Research in Microelectronics and Electronics, 2022
2020
A 4V-0.55V Input Fully Integrated Switched-Capacitor Converter Enabling Dynamic Voltage Domain Stacking and Achieving 80.1% Average Efficiency.
Proceedings of the IEEE Symposium on VLSI Circuits, 2020
2019
A Fully-Integrated 6: 1 Cascaded Switched-Capacitor DC-DC Converter Achieving 74% Efficiency at 0.1W/mm<sup>2</sup>.
Proceedings of the 15th Conference on Ph.D. Research in Microelectronics and Electronics, 2019
2018
A capacitive DC-DC converter for stacked loads with wide range DVS achieving 98.2% peak efficiency in 40nm CMOS.
Proceedings of the 2018 IEEE Custom Integrated Circuits Conference, 2018