Tian-Sheuan Chang

IEEE Trans. Circuits Syst. I Regul. Pap., July, 2024

ESSR: An 8K@30FPS Super-Resolution Accelerator With Edge Selective Network.

[BibT_eX]

[DOI]

Chih-Chia Hsu

IEEE Trans. Circuits Syst. I Regul. Pap., April, 2024

ASC: Adaptive Scale Feature Map Compression for Deep Neural Network.

[BibT_eX]

[DOI]

Yuan Yao

IEEE Trans. Circuits Syst. I Regul. Pap., March, 2024

ACNPU: A 4.75TOPS/W 1080P@30FPS Super Resolution Accelerator With Decoupled Asymmetric Convolution.

[BibT_eX]

[DOI]

Tun-Hao Yang

IEEE Trans. Circuits Syst. I Regul. Pap., February, 2024

A Low-Power Streaming Speech Enhancement Accelerator for Edge Devices.

[BibT_eX]

[DOI]

Ci-Hao Wu

IEEE Open J. Circuits Syst., 2024

IQNet: Image Quality Assessment Guided Just Noticeable Difference Prefiltering for Versatile Video Coding.

[BibT_eX]

[DOI]

Yu-Han Sun

Chiang Lo-Hsuan Lee

IEEE Open J. Circuits Syst., 2024

Empowering Local Differential Privacy: A 5718 TOPS/W Analog PUF-Based In-Memory Encryption Macro for Dynamic Edge Security.

[BibT_eX]

[DOI]

Proceedings of the IEEE Symposium on VLSI Technology and Circuits 2024, 2024

Dynamic Gradient Sparse Update for Edge Training.

[BibT_eX]

[DOI]

I-Hsuan Li

Proceedings of the IEEE International Symposium on Circuits and Systems, 2024

CIMR-V: An End-to-End SRAM-based CIM Accelerator with RISC-V for AI Edge Device.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Symposium on Circuits and Systems, 2024

A Multi-Bit Near-RRAM based Computing Macro with Highly Computing Parallelism for CNN Application.

[BibT_eX]

[DOI]

Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2024

Enhancing Finite State Machine Design Automation with Large Language Models and Prompt Engineering Techniques.

[BibT_eX]

[DOI]

Qun-Kai Lin

Cheng Hsu

Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2024

VESTA: A Versatile SNN-Based Transformer Accelerator with Unified PEs for Multiple Computational Layers.

[BibT_eX]

[DOI]

Ching-Yao Chen

Meng-Chieh Chen

Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2024

2023

Memory Bandwidth Efficient Design for Super-Resolution Accelerators With Structure Adaptive Fusion and Channel-Aware Addressing.

[BibT_eX]

[DOI]

An-Jung Huang

Jo-Hsuan Hung

IEEE Trans. Very Large Scale Integr. Syst., June, 2023

A 1.6-mW Sparse Deep Learning Accelerator for Speech Separation.

[BibT_eX]

[DOI]

Chih-Chyau Yang

IEEE Trans. Very Large Scale Integr. Syst., March, 2023

FPCIM: A Fully-Parallel Robust ReRAM CIM Processor for Edge AI Devices.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Symposium on Circuits and Systems, 2023

2022

A 14 μJ/Decision Keyword-Spotting Accelerator With In-SRAMComputing and On-Chip Learning for Customization.

[BibT_eX]

[DOI]

Yu-Hsiang Chiang

Shyh-Jye Jou

IEEE Trans. Very Large Scale Integr. Syst., 2022

A Real-Time 1280 × 720 Object Detection Chip With 585 MB/s Memory Traffic.

[BibT_eX]

[DOI]

IEEE Trans. Very Large Scale Integr. Syst., 2022

RangeSeg: Range-Aware Real Time Segmentation of 3D LiDAR Point Clouds.

[BibT_eX]

[DOI]

Tzu-Hsuan Chen

IEEE Trans. Intell. Veh., 2022

Sparse Compressed Spiking Neural Network Accelerator for Object Detection.

[BibT_eX]

[DOI]

Hong-Han Lien

IEEE Trans. Circuits Syst. I Regul. Pap., 2022

Hardware-Robust In-RRAM-Computing for Object Detection.

[BibT_eX]

[DOI]

IEEE J. Emerg. Sel. Topics Circuits Syst., 2022

Deep Gait Tracking With Inertial Measurement Unit.

[BibT_eX]

[DOI]

Jien-De Sui

CoRR, 2022

A 14uJ/Decision Keyword Spotting Accelerator with In-SRAM-Computing and On Chip Learning for Customization.

[BibT_eX]

[DOI]

Yu-Hsiang Chiang

Shyh-Jye Jou

CoRR, 2022

IMU Based Deep Stride Length Estimation With Self-Supervised Learning.

[BibT_eX]

[DOI]

Jien-De Sui

CoRR, 2022

A Real Time 1280x720 Object Detection Chip With 585MB/s Memory Traffic.

[BibT_eX]

[DOI]

CoRR, 2022

An 1-bit by 1-bit High Parallelism In-RRAM Macro with Co-Training Mechanism for DCNN Applications.

[BibT_eX]

[DOI]

Proceedings of the 2022 International Symposium on VLSI Design, Automation and Test, 2022

BSRA: Block-based Super Resolution Accelerator with Hardware Efficient Pixel Attention.

[BibT_eX]

[DOI]

Dun-Hao Yang

Proceedings of the IEEE International Symposium on Circuits and Systems, 2022

PSCNN: A 885.86 TOPS/W Programmable SRAM-based Computing-In-Memory Processor for Keyword Spotting.

[BibT_eX]

[DOI]

Shu-Hung Kuo

Proceedings of the IEEE International Symposium on Circuits and Systems, 2022

A Real Time Super Resolution Accelerator with Tilted Layer Fusion.

[BibT_eX]

[DOI]

An-Jung Huang

Kai-Chieh Hsu

Proceedings of the IEEE International Symposium on Circuits and Systems, 2022

All Attention U-NET for Semantic Segmentation of Intracranial Hemorrhages In Head CT Images.

[BibT_eX]

[DOI]

Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2022

Row-wise Accelerator for Vision Transformer.

[BibT_eX]

[DOI]

Hong-Yi Wang

Proceedings of the 4th IEEE International Conference on Artificial Intelligence Circuits and Systems, 2022

2021

Pre-RTL DNN Hardware Evaluator With Fused Layer Support.

[BibT_eX]

[DOI]

Chih-Chyau Yang

Proceedings of the 18th International SoC Design Conference, 2021

VSA: Reconfigurable Vectorwise Spiking Neural Network Accelerator.

[BibT_eX]

[DOI]

Hong-Han Lien

Chung-Wei Hsu

Proceedings of the IEEE International Symposium on Circuits and Systems, 2021

A 48 TOPS and 20943 TOPS/W 512kb Computation-in-SRAM Macro for Highly Reconfigurable Ternary CNN Acceleration.

[BibT_eX]

[DOI]

Proceedings of the IEEE Asian Solid-State Circuits Conference, 2021

2020

VWA: Hardware Efficient Vectorwise Accelerator for Convolutional Neural Network.

[BibT_eX]

[DOI]

Kuo-Wei Chang

IEEE Trans. Circuits Syst. I Regul. Pap., 2020

Image Synthesis With Efficient Defocus Blur for Stereoscopic Displays.

[BibT_eX]

[DOI]

Yi-Chun Chen

IEEE Access, 2020

Real-Time Wearable Gait Phase Segmentation for Running And Walking.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Symposium on Circuits and Systems, 2020

Zebra: Memory Bandwidth Reduction for CNN Accelerators with Zero Block Regularization of Activation Maps.

[BibT_eX]

[DOI]

Hsu-Tung Shih

Proceedings of the IEEE International Symposium on Circuits and Systems, 2020

Efficient Accelerator for Dilated and Transposed Convolution with Decomposition.

[BibT_eX]

[DOI]

Kuo-Wei Chang

Proceedings of the IEEE International Symposium on Circuits and Systems, 2020

A Secure File Sharing System Based on IPFS and Blockchain.

[BibT_eX]

[DOI]

Hsiao-Shan Huang

Jhih-Yi Wu

Proceedings of the IECC 2020: 2nd International Electronics Communication Conference, 2020

Real Time On Sensor Gait Phase Detection with 0.5KB Deep Learning Model.

[BibT_eX]

[DOI]

Yian Chen

Jien-De Sui

Proceedings of the IEEE International Conference on Consumer Electronics - Taiwan, 2020

2019

Run Time Adaptive Network Slimming for Mobile Environments.

[BibT_eX]

[DOI]

Hong Ming Chiu

Kuan-Chih Lin

Proceedings of the IEEE International Symposium on Circuits and Systems, 2019

VSCNN: Convolution Neural Network Accelerator with Vector Sparsity.

[BibT_eX]

[DOI]

Kuo-Wei Chang

Proceedings of the IEEE International Symposium on Circuits and Systems, 2019

NV-BNN: An Accurate Deep Convolutional Neural Network Based on Binary STT-MRAM for Adaptive AI Edge.

[BibT_eX]

[DOI]

Proceedings of the 56th Annual Design Automation Conference 2019, 2019

2018

Data and Hardware Efficient Design for Convolutional Neural Network.

[BibT_eX]

[DOI]

Yue-Jin Lin

IEEE Trans. Circuits Syst. I Regul. Pap., 2018

Mitigating Asymmetric Nonlinear Weight Update Effects in Hardware Neural Network Based on Analog Resistive Synapse.

[BibT_eX]

[DOI]

IEEE J. Emerg. Sel. Topics Circuits Syst., 2018

End-to-end hardware accelerator for deep convolutional neural network.

[BibT_eX]

[DOI]

Proceedings of the 2018 International Symposium on VLSI Design, 2018

A Scoping Study on the Development of an Interactive Upper-Limb Rehabilitation System Framework for Patients with Stroke.

[BibT_eX]

[DOI]

Proceedings of the Universal Access in Human-Computer Interaction. Virtual, Augmented, and Intelligent Environments, 2018

2017

Fast rate distortion optimization with adaptive context group modeling for HEVC.

[BibT_eX]

[DOI]

Hung-Cheng Chen

Proceedings of the IEEE International Symposium on Circuits and Systems, 2017

2016

A QFHD 30-frames/s HEVC Decoder Design.

[BibT_eX]

[DOI]

IEEE Trans. Circuits Syst. Video Technol., 2016

Fast intra prediction algorithm and design for high efficiency video coding.

[BibT_eX]

[DOI]

Han-Chiou Fang

Hung-Cheng Chen

Proceedings of the IEEE International Symposium on Circuits and Systems, 2016

Perceptual oriented depth cue enhancement for stereoscopic view synthesis.

[BibT_eX]

[DOI]

Yi-Chun Chen

Proceedings of the True Vision - Capture, Transmission and Display of 3D Video, 2016

2015

Fast Motion Estimation Algorithm and Design for Real Time QFHD High Efficiency Video Coding.

[BibT_eX]

[DOI]

Shiaw-Yu Jou

Shan-Jung Chang

IEEE Trans. Circuits Syst. Video Technol., 2015

A hardware-efficient deblocking filter design for HEVC.

[BibT_eX]

[DOI]

Chih-Chung Fang

I-Wen Chen

Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015

Low complexity real time BCI for stroke rehabilitation.

[BibT_eX]

[DOI]

Tsung-Pen Chou

Wan-Ru Wang

Proceedings of the 2015 IEEE International Conference on Digital Signal Processing, 2015

Fast rate distortion optimization design for HEVC intra coding.

[BibT_eX]

[DOI]

Jia-Hao Chang

Proceedings of the 2015 IEEE International Conference on Digital Signal Processing, 2015

2014

Correction to "Low complexity formant estimation adaptive feedback cancellation for hearing aids using pitch based processing".

[BibT_eX]

[DOI]

IEEE ACM Trans. Audio Speech Lang. Process., 2014

Low Complexity Formant Estimation Adaptive Feedback Cancellation for Hearing Aids Using Pitch Based Processing.

[BibT_eX]

[DOI]

IEEE ACM Trans. Audio Speech Lang. Process., 2014

Analysis and implementation of low-power perceptual multiband noise reduction for the hearing aids application.

[BibT_eX]

[DOI]

IET Circuits Devices Syst., 2014

Thermal-aware memory management unit of 3D-stacked DRAM for 3D high definition (HD) video.

[BibT_eX]

[DOI]

Proceedings of the 27th IEEE International System-on-Chip Conference, 2014

Gradient-based PU size selection for HEVC intra prediction.

[BibT_eX]

[DOI]

Yi-Ching Ting

Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014

A real time 1080P 30FPS Gaussian Mixture Modeling design for background subtraction and object extraction.

[BibT_eX]

[DOI]

Shuo-Wen Hsu

Proceedings of the IEEE International Conference on Consumer Electronics - Taiwan, 2014

2013

135-MHz 258-K Gates VLSI Design for All-Intra H.264/AVC Scalable Video Encoder.

[BibT_eX]

[DOI]

IEEE Trans. Very Large Scale Integr. Syst., 2013

Algorithm and Architecture Design of Bandwidth-Oriented Motion Estimation for Real-Time Mobile Video Applications.

[BibT_eX]

[DOI]

Jui-Hung Hsieh

IEEE Trans. Very Large Scale Integr. Syst., 2013

Fast SIFT Design for Real-Time Visual Feature Extraction.

[BibT_eX]

[DOI]

Liang-Chi Chiu

Jiun-Yen Chen

IEEE Trans. Image Process., 2013

An Efficient Mode Preselection Algorithm for Fractional Motion Estimation in H.264/AVC Scalable Video Extension.

[BibT_eX]

[DOI]

IEEE Trans. Circuits Syst. Video Technol., 2013

Fast prediction unit selection for HEVC fractional pel motion estimation design.

[BibT_eX]

[DOI]

Shiau-Yu Jou

Proceedings of the IEEE Workshop on Signal Processing Systems, 2013

Fast zero block detection and early CU termination for HEVC Video Coding.

[BibT_eX]

[DOI]

Pai-Tse Chiang

Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013

A reconfigurable inverse transform architecture design for HEVC decoder.

[BibT_eX]

[DOI]

Pai-Tse Chiang

Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013

Real-Time Disparity Estimation Engine for High-Definition 3 DTV Applications.

[BibT_eX]

[DOI]

Proceedings of the Emerging Technologies for 3D Video: Creation, 2013

2012

Sub µW Noise Reduction for CIC Hearing Aids.

[BibT_eX]

[DOI]

IEEE Trans. Very Large Scale Integr. Syst., 2012

A 385 MHz 13.54 K Gates Delay Balanced Two-Level CAVLC Decoder for Ultra HD H.264/AVC Video.

[BibT_eX]

[DOI]

Yuan-Hsin Liao

IEEE Trans. Circuits Syst. Video Technol., 2012

A Highly Efficient VLSI Architecture for H.264/AVC Level 5.1 CABAC Decoder.

[BibT_eX]

[DOI]

Yuan-Hsin Liao

IEEE Trans. Circuits Syst. Video Technol., 2012

A 135 MHz 542 k Gates High Throughput H.264/AVC Scalable High Profile Decoder.

[BibT_eX]

[DOI]

IEEE Trans. Circuits Syst. Video Technol., 2012

A lossless embedded compression codec engine for HD video decoding.

[BibT_eX]

[DOI]

Liang-Chi Chiu

Proceedings of Technical Program of 2012 VLSI Design, Automation and Test, 2012

Fast disparity estimation for 3DTV applications.

[BibT_eX]

[DOI]

Proceedings of the 2012 Visual Communications and Image Processing, 2012

A low complexity speech coder for binaural communication in hearing aids.

[BibT_eX]

[DOI]

Shuo-Wen Hsu

Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012

A high throughput CAVLC design for HEVC.

[BibT_eX]

[DOI]

Hsuan-ku Chen

Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012

A low-power body-channel communication system for binaural hearing aids.

[BibT_eX]

[DOI]

Proceedings of the 2012 IEEE Biomedical Circuits and Systems Conference, 2012

Fast intra prediction algorithm with transform domain edge detection for HEVC.

[BibT_eX]

[DOI]

Yi-Ching Ting

Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2012

2011

A 124 Mpixels/s VLSI Design for Histogram-Based Joint Bilateral Filtering.

[BibT_eX]

[DOI]

Po-Hsiung Hsu

IEEE Trans. Image Process., 2011

VLSI Architecture for Real-Time HD1080p View Synthesis Engine.

[BibT_eX]

[DOI]

Ying-Rung Horng

IEEE Trans. Circuits Syst. Video Technol., 2011

Memory bandwidth-scalable motion estimation for mobile video coding.

[BibT_eX]

[DOI]

Jui-Hung Hsieh

Wei-Cheng Tai

EURASIP J. Adv. Signal Process., 2011

A 94fps view synthesis engine for HD1080p video.

[BibT_eX]

[DOI]

Fu-Jen Chang

Proceedings of the 2011 IEEE Visual Communications and Image Processing, 2011

Fast algorithm for local stereo matching in disparity estimation.

[BibT_eX]

[DOI]

Proceedings of the 17th International Conference on Digital Signal Processing, 2011

An efficient mode pre-selection algorithm for H.264/AVC scalable video extension fractional motion estimation.

[BibT_eX]

[DOI]

Proceedings of the 17th International Conference on Digital Signal Processing, 2011

Bandwidth-constrained motion estimation for real-time mobile video application.

[BibT_eX]

[DOI]

Jui-Hung Hsieh

Georgi Krasimirov Kuzmanov

Proceedings of the 17th International Conference on Digital Signal Processing, 2011

Real-time high-definition stereo matching on FPGA.

[BibT_eX]

[DOI]

Diederik Verkest

Proceedings of the ACM/SIGDA 19th International Symposium on Field Programmable Gate Arrays, 2011

2010

Architecture Design of Belief Propagation for Real-Time Disparity Estimation.

[BibT_eX]

[DOI]

IEEE Trans. Circuits Syst. Video Technol., 2010

RD Optimized Bandwidth Efficient Motion Estimation and Its Hardware Design With On-Demand Data Access.

[BibT_eX]

[DOI]

IEEE Trans. Circuits Syst. Video Technol., 2010

Algorithm and Architecture of Disparity Estimation With Mini-Census Adaptive Support Weight.

[BibT_eX]

[DOI]

IEEE Trans. Circuits Syst. Video Technol., 2010

Fast stereo matching with predictive search range.

[BibT_eX]

[DOI]

Po-Hsiung Hsu

Proceedings of the Picture Coding Symposium, 2010

A high throughput VLSI design with hybrid memory architecture for H.264/AVC CABAC decoder.

[BibT_eX]

[DOI]

Yuan-Hsin Liao

Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010

Low memory cost bilateral filtering using stripe-based sliding integral histogram.

[BibT_eX]

[DOI]

Po-Hsiung Hsu

Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010

Stereoscopic images generation with directional Gaussian filter.

[BibT_eX]

[DOI]

Ying-Rung Horng

Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010

Efficient inter-layer prediction hardware design with extended spatial scalability for H.264/AVC scalable extension.

[BibT_eX]

[DOI]

Yu-Chen Chen

Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010

Perceptual multiband spectral subtraction for noise reduction in hearing aids.

[BibT_eX]

[DOI]

Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2010

2009

A 140-MHz 94 K Gates HD1080p 30-Frames/s Intra-Only Profile H.264 Encoder.

[BibT_eX]

[DOI]

IEEE Trans. Circuits Syst. Video Technol., 2009

Analysis of shared-link AXI.

[BibT_eX]

[DOI]

Ying-Ze Liao

IET Comput. Digit. Tech., 2009

Low-memory Cost Belief Propagation Architecture for Disparity Estimation.

[BibT_eX]

[DOI]

Proceedings of the International Symposium on Circuits and Systems (ISCAS 2009), 2009

A Memory Efficient Fine Grain Scalability Coefficient Encoding Method for H.264/AVC Scalable Video Extension.

[BibT_eX]

[DOI]

Meng-Wei Shen

Proceedings of the International Symposium on Circuits and Systems (ISCAS 2009), 2009

Memory Analysis for H.264/AVC Scalable Extension Encoder.

[BibT_eX]

[DOI]

Tzu-Yu Chen

Proceedings of the International Symposium on Circuits and Systems (ISCAS 2009), 2009

Bandwidth-rate-distortion optimized motion estimation.

[BibT_eX]

[DOI]

Wei-Cheng Tai

Proceedings of the 2009 IEEE International Conference on Multimedia and Expo, 2009

2008

Adaptive De-Interlacing With Robust Overlapped Block Motion Compensation.

[BibT_eX]

[DOI]

Sin-Bor Wang

IEEE Trans. Circuits Syst. Video Technol., 2008

Architecture Design of Shape-Adaptive Discrete Cosine Transform and Its Inverse for MPEG-4 Video Coding.

[BibT_eX]

[DOI]

Hui-Cheng Hsu

Kun-Bin Lee

IEEE Trans. Circuits Syst. Video Technol., 2008

A Hardware-Efficient H.264/AVC Motion-Estimation Design for High-Definition Video.

[BibT_eX]

[DOI]

IEEE Trans. Circuits Syst. I Regul. Pap., 2008

Data reuse analysis of local stereo matching.

[BibT_eX]

[DOI]

Tsung-Hsien Tsai

Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008

ISID : In-order scan and indexed diffusion segmentation algorithm for stereo vision.

[BibT_eX]

[DOI]

Jing-Chu Chan

Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008

A 242mW, 10mm<sup>2</sup>1080p H.264/AVC high profile encoder chip.

[BibT_eX]

[DOI]

Proceedings of the 45th Design Automation Conference, 2008

Block-based belief propagation with in-place message updating for stereo vision.

[BibT_eX]

[DOI]

Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2008

Analysis of color space and similarity measure impact on stereo block matching.

[BibT_eX]

[DOI]

Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2008

2007

A Fast Algorithm and Its VLSI Architecture for Fractional Motion Estimation for H.264/MPEG-4 AVC Video Coding.

[BibT_eX]

[DOI]

Yu-Jen Wang

IEEE Trans. Circuits Syst. Video Technol., 2007

Optimal Data Mapping for Motion Compensation in H.264 Video Decoding.

[BibT_eX]

[DOI]

Guo-Shiuan Yu

Proceedings of the IEEE Workshop on Signal Processing Systems, 2007

Low Memory Cost Block-Based Belief Propagation for Stereo Correspondence.

[BibT_eX]

[DOI]

Proceedings of the 2007 IEEE International Conference on Multimedia and Expo, 2007

Real-Time DSP Implementation on Local Stereo Matching.

[BibT_eX]

[DOI]

Proceedings of the 2007 IEEE International Conference on Multimedia and Expo, 2007

PMRME: A Parallel Multi-Resolution Motion Estimation Algorithm and Architecture for HDTV Sized H.264 Video Coding.

[BibT_eX]

[DOI]

Chia-Chun Lin

Proceedings of the IEEE International Conference on Acoustics, 2007

A 61MHz 72K Gates 1280x720 30FPS H.264 Intra Encoder.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Conference on Acoustics, 2007

SIFME: A Single Iteration Fractional-Pel Motion Estimation Algorithm and Architecture for HDTV Sized H.264 Video Coding.

[BibT_eX]

[DOI]

Tzu-Yun Kuo

Proceedings of the IEEE International Conference on Acoustics, 2007

A Low Cost Context Adaptive Arithmetic Coder for H.264/MPEG-4 AVC Video Coding.

[BibT_eX]

[DOI]

Jian-Long Chen

Proceedings of the IEEE International Conference on Acoustics, 2007

2006

An Efficient Binary Motion Estimation Algorithm and its Architecture for MPEG-4 Shape Encoding.

[BibT_eX]

[DOI]

Esam A. Al Qaralleh

Kun-Bin Lee

IEEE Trans. Circuits Syst. Video Technol., 2006

Fast Variable Block Size Motion Estimation by Adaptive Early Termination.

[BibT_eX]

[DOI]

Esam A. Al Qaralleh

IEEE Trans. Circuits Syst. Video Technol., 2006

A High-Definition H.264/AVC Intra-Frame Codec IP for Digital Video and Still Camera Applications.

[BibT_eX]

[DOI]

IEEE Trans. Circuits Syst. Video Technol., 2006

Combined Frame Memory Motion Compensation for Video Coding.

[BibT_eX]

[DOI]

IEEE Trans. Circuits Syst. Video Technol., 2006

An in-place architecture for the deblocking filter in H.264/AVC.

[BibT_eX]

[DOI]

Kun-Bin Lee

IEEE Trans. Circuits Syst. II Express Briefs, 2006

A zero-skipping multi-symbol CAVLC decoder for MPEG-4 AVC/H.264.

[BibT_eX]

[DOI]

Guo-Shiuan Yu

Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

A fast fractional pel motion estimation algorithm for H.264/MPEG-4 AVC.

[BibT_eX]

[DOI]

Yu-Jen Wang

Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

A 1280×720 pixels 30 frames/s H.264/MPEG-4 AVC intra encoder.

[BibT_eX]

[DOI]

Chun-Wei Ku

Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

Algorithms and DSP implementation of H.264/AVC.

[BibT_eX]

[DOI]

Proceedings of the 2006 Conference on Asia South Pacific Design Automation: ASP-DAC 2006, 2006

High Performance Context Adaptive Variable Length Coding Encoder for MPEG-4 AVC/H.264 Video Coding.

[BibT_eX]

[DOI]

Min-Chi Tsai

Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems 2006, 2006

A Fast Algorithm and Its Architecture for Motion Estimation in MPEG-4 AVC/H.264 Video Coding.

[BibT_eX]

[DOI]

Chia-Chun Lin

Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems 2006, 2006

A Memory Bandwidth Optimized Interpolator for Motion Compensation in the H.264 Video Decoding.

[BibT_eX]

[DOI]

Tzu-Yun Kuo

Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems 2006, 2006

A Display Order Oriented Scalable Video Decoder.

[BibT_eX]

[DOI]

Jia-Bin Huang

Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems 2006, 2006

2005

A memory-efficient realization of cyclic convolution and its application to discrete cosine transform.

[BibT_eX]

[DOI]

IEEE Trans. Circuits Syst. Video Technol., 2005

The Long Length DHT Design with a New Hardware Efficient Distributed Arithmetic Approach and Cyclic Preserving Partitioning.

[BibT_eX]

[DOI]

IEICE Trans. Electron., 2005

Fast three step intra prediction algorithm for 4×4 blocks in H.264.

[BibT_eX]

[DOI]

Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

Combined frame memory architecture for motion compensation in video decoding.

[BibT_eX]

[DOI]

Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

Fast block type decision algorithm for intra prediction in H.264 FRext.

[BibT_eX]

[DOI]

Proceedings of the 2005 International Conference on Image Processing, 2005

A bandwidth efficient subsampling-based block matching architecture for motion estimation.

[BibT_eX]

[DOI]

Proceedings of the 2005 Conference on Asia South Pacific Design Automation, 2005

2002

On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture.

[BibT_eX]

[DOI]

Jen-Chieh Tuan

Chein-Wei Jen

IEEE Trans. Circuits Syst. Video Technol., 2002

2000

A simple processor core design for DCT/IDCT.

[BibT_eX]

[DOI]

Chin-Sheng Kung

Chein-Wei Jen

IEEE Trans. Circuits Syst. Video Technol., 2000

1998

Low power FIR filter realization with differential coefficients and input.

[BibT_eX]

[DOI]