Thomas R. Puzak

According to our database1, Thomas R. Puzak authored at least 15 papers between 1989 and 2008.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2008
Analyzing the Cost of a Cache Miss Using Pipeline Spectroscopy.
J. Instr. Level Parallelism, 2008

On the Nature of Cache Miss Behavior: Is It √2?
J. Instr. Level Parallelism, 2008

2007
Pipeline spectroscopy.
Proceedings of the Workshop on Experimental Computer Science, 2007

An analysis of the effects of miss clustering on the cost of a cache miss.
Proceedings of the 4th Conference on Computing Frontiers, 2007

2006
Cache miss behavior: is it sqrt(2)?
Proceedings of the Third Conference on Computing Frontiers, 2006

2005
Exploring the limits of prefetching.
IBM J. Res. Dev., 2005

When prefetching improves/degrades performance.
Proceedings of the Second Conference on Computing Frontiers, 2005

2004
The optimum pipeline depth considering both power and performance.
ACM Trans. Archit. Code Optim., 2004

2003
Optimum Power/Performance Pipeline Depth.
Proceedings of the 36th Annual International Symposium on Microarchitecture, 2003

2002
The Optimum Pipeline Depth for a Microprocessor.
Proceedings of the 29th International Symposium on Computer Architecture (ISCA 2002), 2002

2001
Filtering Superfluous Prefetches Using Density Vectors.
Proceedings of the 19th International Conference on Computer Design (ICCD 2001), 2001

Branch History Guided Instruction Prefetching.
Proceedings of the Seventh International Symposium on High-Performance Computer Architecture (HPCA'01), 2001

1997
Prefetching and memory system behavior of the SPEC95 benchmark suite.
IBM J. Res. Dev., 1997

1992
Contrasting instruction-fetch time and instruction-decode time branch prediction mechanisms: Achieving synergy through their cooperative operation.
Microprocess. Microprogramming, 1992

1989
Simulation and analysis of a pipeline processor.
Proceedings of the 21st Winter Simulation Conference, 1989


  Loading...