Thomas Chiarella
Orcid: 0000-0002-6155-9030
According to our database1,
Thomas Chiarella
authored at least 14 papers
between 2009 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Monolithic Complementary Field Effect Transistors (CFET) Demonstrated using Middle Dielectric Isolation and Stacked Contacts.
Proceedings of the IEEE Symposium on VLSI Technology and Circuits 2024, 2024
Vt Fine-Tuning in Multi-Vt Gate-All-Around Nanosheet nFETs Using Rare-Earth Oxide-Based Dipole-First Gate Stack Compatible with CFET Integration.
Proceedings of the IEEE Symposium on VLSI Technology and Circuits 2024, 2024
2023
Nanosheet-based Complementary Field-Effect Transistors (CFETs) at 48nm Gate Pitch, and Middle Dielectric Isolation to enable CFET Inner Spacer Formation and Multi-Vt Patterning.
Proceedings of the 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 2023
2021
Reliability and Variability-Aware DTCO Flow: Demonstration of Projections to N3 FinFET and Nanosheet Technologies.
Proceedings of the IEEE International Reliability Physics Symposium, 2021
2019
CDM-Time Domain Turn-on Transient of ESD Diodes in Bulk FinFET and GAA NW Technologies.
Proceedings of the IEEE International Reliability Physics Symposium, 2019
2017
Proceedings of the 47th European Solid-State Device Research Conference, 2017
2016
Proceedings of the 46th European Solid-State Device Research Conference, 2016
2015
Proceedings of the IEEE International Reliability Physics Symposium, 2015
Time dependent variability in RMG-HKMG FinFETs: Impact of extraction scheme on stochastic NBTI.
Proceedings of the IEEE International Reliability Physics Symposium, 2015
Proceedings of the 2015 International Conference on IC Design & Technology, 2015
2013
STI and eSiGe source/drain epitaxy induced stress modeling in 28 nm technology with replacement gate (RMG) process.
Proceedings of the European Solid-State Device Research Conference, 2013
2012
Methodology for extracting the characteristic capacitances of a power MOSFET transistor, using conventional on-wafer testing techniques.
Proceedings of the 2012 European Solid-State Device Research Conference, 2012
2009
Proceedings of the 35th European Solid-State Circuits Conference, 2009