Tetsuya Hirose
Orcid: 0000-0003-1997-5097
According to our database1,
Tetsuya Hirose
authored at least 106 papers
between 1993 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
1995
2000
2005
2010
2015
2020
0
1
2
3
4
5
6
7
8
9
2
2
2
4
1
2
2
3
1
3
1
3
3
5
3
4
3
4
3
1
3
5
1
2
2
4
6
4
3
2
1
4
4
2
2
1
3
1
1
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Sub-60-mV Charge Pump and its Driver Circuit for Extremely Low-Voltage Thermoelectric Energy Harvesting.
IEICE Trans. Electron., 2024
IEICE Trans. Electron., 2024
Reducing Power Consumption in LNA by Utilizing EEG Signals as Basis Matrix in Compressed Sensing.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024
Noise-Masking Cryptosystem Using Watermark and Chain Generation for EEG Measurement with Compressed Sensing.
Proceedings of the IEEE International Conference on Consumer Electronics, 2024
Utilizing Previously Acquired BSBL Algorithm Parameters in the Compressed Sensing Framework for EEG Measurements.
Proceedings of the IEEE International Conference on Consumer Electronics, 2024
2023
Proceedings of the IEEE International Solid- State Circuits Conference, 2023
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023
A Programmable Differential Bandgap Reference for Ultra-Low-Power IoT Edge Node Devices.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023
Sub-30-mV-Supply, Fully Integrated Ring Oscillator Consisting of Recursive Stacking Body-Bias Inverters for Extremely Low-Voltage Energy Harvesting.
Proceedings of the 49th IEEE European Solid State Circuits Conference, 2023
2022
Compressed Sensing EEG Measurement Technique with Normally Distributed Sampling Series.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., October, 2022
Image Quality Improvement for Capsule Endoscopy Based on Compressed Sensing with K-SVD Dictionary Learning.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2022
Sub-50-mV Charge Pump and its Driver for Extremely Low-Voltage Thermal Energy Harvesting.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
2021
Multi-Category Image Super-Resolution with Convolutional Neural Network and Multi-Task Learning.
IEICE Trans. Inf. Syst., 2021
A 35-mV supply ring oscillator consisting of stacked body bias inverters for extremely low-voltage LSIs.
IEICE Electron. Express, 2021
2020
A 115× Conversion-Ratio Thermoelectric Energy-Harvesting Battery Charger for the Internet of Things.
IEEE Trans. Circuits Syst., 2020
Design of Switched-Capacitor Voltage Boost Converter for Low-Voltage and Low-Power Energy Harvesting Systems.
IEICE Trans. Electron., 2020
Improvement of Luminance Isotropy for Convolutional Neural Networks-Based Image Super-Resolution.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2020
An 11.8 nA ultra-low power active diode using a hysteresis common gate comparator for low-power energy harvesting systems.
IEICE Electron. Express, 2020
Proceedings of the 18th IEEE International New Circuits and Systems Conference, 2020
A 34-mV Startup Ring Oscillator Using Stacked Body Bias Inverters for Extremely Low-Voltage Thermoelectric Energy Harvesting.
Proceedings of the 18th IEEE International New Circuits and Systems Conference, 2020
2019
Sub-0.1V Input, Low-Voltage CMOS Driver Circuit for Multi-Stage Switched Capacitor Voltage Boost Converter.
Proceedings of the 26th IEEE International Conference on Electronics, Circuits and Systems, 2019
An IoT Sensor Node SoC with Dynamic Power Scheduling for Sustainable Operation in Energy Harvesting Environment.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2019
2018
A Sub-1-µs Start-Up Time, Fully-Integrated 32-MHz Relaxation Oscillator for Low-Power Intermittent Systems.
IEICE Trans. Electron., 2018
An ultra-low power active diode using a hysteresis common gate comparator for low-voltage and low-power energy harvesting systems.
Proceedings of the IFIP/IEEE International Conference on Very Large Scale Integration, 2018
A Multifunctional Sensor Node Sharing Coils in Wireless Power Supply, Wireless Communication and Distance Sensing Modes.
Proceedings of the 16th IEEE International New Circuits and Systems Conference, 2018
Analytical Study of Multi-stage Switched-Capacitor Voltage Boost Converter for Ultra-low Voltage Energy Harvesting.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018
Switched-Capacitor Voltage Buck Converter with Step-Down-Ratio and Clock-Frequency Controllers for Ultra-Low-Power IoT Devices.
Proceedings of the 25th IEEE International Conference on Electronics, Circuits and Systems, 2018
2017
An 80-mV-to-1.8-V Conversion-Range Low-Energy Level Shifter for Extremely Low-Voltage VLSIs.
IEEE Trans. Circuits Syst. I Regul. Pap., 2017
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2017
Near-field dual-use antenna for magnetic-field based communication and electrical-field based distance sensing in mm3-class sensor node.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017
An area-efficient, 0.022-mm2, fully integrated resistor-less relaxation oscillator for ultra-low power real-time clock applications.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017
A 0.1-0.6 V input range voltage boost converter with low-leakage driver for low-voltage energy harvesting.
Proceedings of the 24th IEEE International Conference on Electronics, Circuits and Systems, 2017
An ultra-low-power supercapacitor voltage monitoring system for low-voltage energy harvesting.
Proceedings of the 24th IEEE International Conference on Electronics, Circuits and Systems, 2017
Sub-1-μs start-up time, 32-MHz relaxation oscillator for low-power intermittent VLSI systems.
Proceedings of the 22nd Asia and South Pacific Design Automation Conference, 2017
Proceedings of the 12th IEEE International Conference on ASIC, 2017
2016
Fully-Integrated High-Conversion-Ratio Dual-Output Voltage Boost Converter With MPPT for Low-Voltage Energy Harvesting.
IEEE J. Solid State Circuits, 2016
A Highly Efficient Switched-Capacitor Voltage Boost Converter with Nano-Watt MPPT Controller for Low-Voltage Energy Harvesting.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2016
Proceedings of the 14th IEEE International New Circuits and Systems Conference, 2016
A fully integrated, 1-µs start-up time, 32-MHz relaxation oscillator for low-power intermittent systems.
Proceedings of the 14th IEEE International New Circuits and Systems Conference, 2016
A 1.66-nW/kHz, 32.7-kHz, 99.5ppm/°C fully integrated current-mode RC oscillator for real-time clock applications with PVT stability.
Proceedings of the ESSCIRC Conference 2016: 42<sup>nd</sup> European Solid-State Circuits Conference, 2016
A 0.38-μW stand-by power, 50-nA-to-1-mA load current range DC-DC converter with self-biased linear regulator for ultra-low power battery management.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2016
2015
A 32-kHz Real-Time Clock Oscillator with On-Chip PVT Variation Compensation Circuit for Ultra-Low Power MCUs.
IEICE Trans. Electron., 2015
An Energy-Efficient 24T Flip-Flop Consisting of Standard CMOS Gates for Ultra-Low Power Digital VLSIs.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2015
Energy-efficient AES SubBytes transformation circuit using asynchronous circuits for ultra-low voltage operation.
IEICE Electron. Express, 2015
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015
A fully-integrated, high-conversion-ratio and dual-output voltage boost converter with MPPT for low-voltage energy harvesting.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2015
A 0.21-V minimum input, 73.6% maximum efficiency, fully integrated 3-terminal voltage converter with MPPT for low-voltage energy harvesters.
Proceedings of the 20th Asia and South Pacific Design Automation Conference, 2015
2014
A Fully On-Chip, 6.66-kHz, 320-nA, 56ppm/°C, CMOS Relaxation Oscillator with PVT Variation Compensation Circuit.
IEICE Trans. Electron., 2014
A 24-transistor static flip-flop consisting of nors and inverters for low-power digital vlsis.
Proceedings of the IEEE 12th International New Circuits and Systems Conference, 2014
A 0.21-V minimum input, 73.6% maximum efficiency, fully integrated voltage boost converter with MPPT for low-voltage energy harvesters.
Proceedings of the ESSCIRC 2014, 2014
2013
1.2-V Supply, 100-nW, 1.09-V Bandgap and 0.7-V Supply, 52.5-nW, 0.55-V Subbandgap Reference Circuits for Nanowatt CMOS LSIs.
IEEE J. Solid State Circuits, 2013
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2013
IEICE Electron. Express, 2013
A 32.55-kHz, 472-nW, 120ppm/°C, fully on-chip, variation tolerant CMOS relaxation oscillator for a real-time clock application.
Proceedings of the ESSCIRC 2013, 2013
2012
A Low-Power Level Shifter With Logic Error Correction for Extremely Low-Voltage Digital CMOS LSIs.
IEEE J. Solid State Circuits, 2012
Proceedings of the International SoC Design Conference, 2012
A 6.66-kHz, 940-nW, 56ppm/°C, fully on-chip PVT variation tolerant CMOS relaxation oscillator.
Proceedings of the 19th IEEE International Conference on Electronics, Circuits and Systems, 2012
Proceedings of the 19th IEEE International Conference on Electronics, Circuits and Systems, 2012
Proceedings of the 38th European Solid-State Circuit conference, 2012
2011
Robust Subthreshold CMOS Digital Circuit Design with On-Chip Adaptive Supply Voltage Scaling Technique.
IEICE Trans. Electron., 2011
Subthreshold SRAM with Write Assist Technique Using On-Chip Threshold Voltage Monitoring Circuit.
IEICE Trans. Electron., 2011
A wide input voltage range level shifter circuit for extremely low-voltage digital LSIs.
IEICE Electron. Express, 2011
Ultra-low power and low voltage circuit design for next-generation power-aware LSI applications.
Proceedings of the International SoC Design Conference, 2011
A level shifter with logic error correction circuit for extremely low-voltage digital CMOS LSIs.
Proceedings of the 37th European Solid-State Circuits Conference, 2011
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2011
A 95-nA, 523ppm/°C, 0.6-μW CMOS current reference circuit with subthreshold MOS resistor ladder.
Proceedings of the 16th Asia South Pacific Design Automation Conference, 2011
2010
A 1-muhboxW 600- hboxppm/<sup>circ</sup>hboxC Current Reference Circuit Consisting of Subthreshold CMOS Circuits.
IEEE Trans. Circuits Syst. II Express Briefs, 2010
An On-Chip PVT Compensation Technique with Current Monitoring Circuit for Low-Voltage CMOS Digital LSIs.
IEICE Trans. Electron., 2010
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2010
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010
A nano-ampere current reference circuit and its temperature dependence control by using temperature characteristics of carrier mobilities.
Proceedings of the 36th European Solid-State Circuits Conference, 2010
2009
A 300 nW, 15 ppm°C, 20 ppm/V CMOS Voltage Reference Circuit Consisting of Subthreshold MOSFETs.
IEEE J. Solid State Circuits, 2009
Low-Voltage Process-Compensated VCO with On-Chip Process Monitoring and Body-Biasing Circuit Techniques.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2009
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2009
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2009
A Look-ahead Active Body-biasing scheme for SOI-SRAM with dynamic <i>V</i><sub>DDM</sub> control.
IEICE Electron. Express, 2009
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2009), 2009
A 300 nW, 7 ppm/degreeC CMOS voltage reference circuit based on subthreshold MOSFETs.
Proceedings of the 14th Asia South Pacific Design Automation Conference, 2009
2008
Int. J. Unconv. Comput., 2008
Noise-Induced Synchronization among Sub-RF CMOS Analog Oscillators for Skew-Free Clock Distribution.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2008
Temperature-compensated CMOS current reference circuit for ultralow-power subthreshold LSIs.
IEICE Electron. Express, 2008
A 0.3μW, 7 ppm/°C CMOS Voltage reference circuit for on-chip process monitoring in analog circuits.
Proceedings of the ESSCIRC 2008, 2008
2007
IEEE J. Solid State Circuits, 2007
A subthreshold CMOS circuit for a piecewise linear neuromorphic oscillator with current-mode low-pass filters.
Neurocomputing, 2007
Int. J. Bifurc. Chaos, 2007
An Inhibitory Neural-Network Circuit Exhibiting Noise Shaping with Subthreshold MOS Neuron Circuits.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2007
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007
Neuromorphic CMOS Circuits implementing a Novel Neural Segmentation Model based on Symmetric STDP Learning.
Proceedings of the International Joint Conference on Neural Networks, 2007
Analog CMOS Circuits Implementing Neural Segmentation Model Based on Symmetric STDP Learning.
Proceedings of the Neural Information Processing, 14th International Conference, 2007
2006
Int. J. Bifurc. Chaos, 2006
A CMOS Watchdog Sensor for Certifying the Quality of Various Perishables with a Wider Activation Energy.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2006
IEICE Electron. Express, 2006
2005
A quadrilateral-object composer for binary images with reaction-diffusion cellular automata.
Parallel Algorithms Appl., 2005
Analog Reaction-Diffusion Chip Imitating Belousov-Zhabotinsky Reaction with Hardware Oregonator Model.
Int. J. Unconv. Comput., 2005
IEICE Trans. Electron., 2005
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2005
Analog current-mode CMOS implementation of central pattern generator for robot locomotion.
Proceedings of the IEEE International Joint Conference on Neural Networks, 2005
2004
Reaction-diffusion chip implementing excitable lattices with multiple-valued cellular automata.
IEICE Electron. Express, 2004
IEICE Electron. Express, 2004
IEICE Electron. Express, 2004
A MOS circuit for depressing synapse and its application to contrast-invariant pattern classification and synchrony detection.
Proceedings of the IEEE International Joint Conference on Neural Networks, 2004
2000
Proceedings of the Sixth International Symposium on High-Performance Computer Architecture, 2000
1999
Proceedings of the High Performance Computing, Second International Symposium, 1999
1995
1993
A Fine-Grained Parallel Genetic Algorithm for Distributed Parallel Systems.
Proceedings of the 5th International Conference on Genetic Algorithms, 1993