Tathagato Rai Dastidar
Orcid: 0000-0002-8223-1333
According to our database1,
Tathagato Rai Dastidar
authored at least 14 papers
between 2005 and 2020.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2020
Target-Independent Domain Adaptation for WBC Classification Using Generative Latent Search.
IEEE Trans. Medical Imaging, 2020
Rapid Training Data Creation by Synthesizing Medical Images for Classification and Localization.
Proceedings of the 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition, 2020
2019
Learning A Deep Convolution Network with Turing Test Adversaries for Microscopy Image Super Resolution.
Proceedings of the 16th IEEE International Symposium on Biomedical Imaging, 2019
Automated Focus Distance Estimation for Digital Microscopy Using Deep Convolutional Neural Networks.
Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition Workshops, 2019
2018
Detection of diabetic macular edema in optical coherence tomography scans using patch based deep learning.
Proceedings of the 15th IEEE International Symposium on Biomedical Imaging, 2018
Proceedings of the 15th IEEE International Symposium on Biomedical Imaging, 2018
Estimation of Sperm Concentration and Total Motility From Microscopic Videos of Human Semen Samples.
Proceedings of the 2018 IEEE Conference on Computer Vision and Pattern Recognition Workshops, 2018
Improved Extraction of Objects From Urine Microscopy Images With Unsupervised Thresholding and Supervised U-Net Techniques.
Proceedings of the 2018 IEEE Conference on Computer Vision and Pattern Recognition Workshops, 2018
2017
Proceedings of the Deep Learning in Medical Image Analysis and Multimodal Learning for Clinical Decision Support, 2017
2008
A methodology for efficient design of analog circuits using an automated simulation based synthesis tool.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008
2007
ACM Trans. Design Autom. Electr. Syst., 2007
2006
A New Device Level Digital Simulator for Simulation and Functional Verification of Large Semiconductor Memories.
Proceedings of the 19th International Conference on VLSI Design (VLSI Design 2006), 2006
2005
A synthesis system for analog circuits based on evolutionary search and topological reuse.
IEEE Trans. Evol. Comput., 2005
A Verification System for Transient Response of Analog Circuits Using Model Checking.
Proceedings of the 18th International Conference on VLSI Design (VLSI Design 2005), 2005