Tamás Roska
Affiliations:- Pázmány Péter Catholic University, Budapest, Hungary
According to our database1,
Tamás Roska
authored at least 125 papers
between 1990 and 2019.
Collaborative distances:
Collaborative distances:
Awards
IEEE Fellow
IEEE Fellow 1993, "For contributions to qualitative theory of nonlinear circuits and the theory and design of programmable cellular neural networks.".
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on id.loc.gov
On csauthors.net:
Bibliography
2019
Proceedings of the Handbook of Memristor Networks., 2019
2013
A hierarchical vision processing architecture oriented to 3D integration of smart camera chips.
J. Syst. Archit., 2013
Estimation of Relative Direction Angle of Distant, Approaching Airplane in Sense-and-Avoid.
J. Intell. Robotic Syst., 2013
Proceedings of the 21st European Conference on Circuit Theory and Design, 2013
Proceedings of the 21st European Conference on Circuit Theory and Design, 2013
Proceedings of the 21st European Conference on Circuit Theory and Design, 2013
2012
IEEE Trans. Circuits Syst. I Regul. Pap., 2012
Int. J. Circuit Theory Appl., 2012
Int. J. Bifurc. Chaos, 2012
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012
2011
IEEE Trans. Circuits Syst. I Regul. Pap., 2011
CoRR, 2011
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011
Proceedings of the 20th European Conference on Circuit Theory and Design, 2011
2010
Int. J. Circuit Theory Appl., 2010
Locally connected oscillatory networks acting as fully connected oscillatory networks.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010
2009
Int. J. Circuit Theory Appl., 2009
Int. J. Circuit Theory Appl., 2009
Cellular wave computer algorithms with spatial semantic embedding for handwritten text recognition.
Int. J. Circuit Theory Appl., 2009
MOS-integrable circuitry for multi-scroll chaotic grid realization: A SPICE-assisted proof.
Int. J. Circuit Theory Appl., 2009
Anyone Can Build Chua's Circuit: Hands-on-Experience with Chaos Theory for High School Students.
Int. J. Bifurc. Chaos, 2009
EURASIP J. Adv. Signal Process., 2009
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2009), 2009
Proceedings of the 19th European Conference on Circuit Theory and Design, 2009
2008
Int. J. Circuit Theory Appl., 2008
Cellular Wave Computers - Algorithms for million processor computers (Abstract).
Proceedings of the Automata and Formal Languages, 12th International Conference, 2008
2007
Special issue on <i>'Cellular Wave Computing Architectures' International Journal of Circuit Theory and Application</i>.
Int. J. Circuit Theory Appl., 2007
Int. J. Circuit Theory Appl., 2007
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007
Proceedings of the IEEE Symposium on Foundations of Computational Intelligence, 2007
Proceedings of the 18th European Conference on Circuit Theory and Design, 2007
Proceedings of the 18th European Conference on Circuit Theory and Design, 2007
Proceedings of the 18th European Conference on Circuit Theory and Design, 2007
2006
Int. J. Circuit Theory Appl., 2006
Int. J. Circuit Theory Appl., 2006
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006
2005
High-performance Viterbi decoder with circularly connected 2-D CNN unilateral cell array.
IEEE Trans. Circuits Syst. I Regul. Pap., 2005
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005
Cellular wave computers and CNN technology - a SoC architecture with xK processors and sensor arrays.
Proceedings of the 2005 International Conference on Computer-Aided Design, 2005
Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005
2004
IEEE Trans. Circuits Syst. I Regul. Pap., 2004
Int. J. Bifurc. Chaos, 2004
Int. J. Bifurc. Chaos, 2004
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004
Proceedings of the 2004 11th IEEE International Conference on Electronics, 2004
An Artificial Immune System Based Visual Analysis Model and Its Real-Time Terrain Surveillance Application.
Proceedings of the Artificial Immune Systems, Third International Conference, 2004
2003
IEEE Trans. Neural Networks, 2003
Flexibly Programmable OPTO-Electronic Analogic CNN Computer (POAC) Implementation Applying An Efficient, Unconventional Optical Correlator Architecture.
J. Circuits Syst. Comput., 2003
J. Circuits Syst. Comput., 2003
Exploration Of Spatial-Temporal Dynamic Phenomena In A 32*32-Cell Stored Program Two-Layer CNN Universal Machine Chip Prototype.
J. Circuits Syst. Comput., 2003
Automatic detection and tracking of moving image target with CNN-UM via target probability fusion of multiple features.
Int. J. Circuit Theory Appl., 2003
On the effect of boundary conditions on CNN dynamics: stability and instability, bifurcation processes and chaotic phenomena.
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
High speed road boundary detection on the images for autonomous vehicle with the multi-layer CNN.
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
2002
Gradient Computation of Continuous Time Cellular Neural Nonlinear Networks with Linear Templates via the CNN Universal Machine.
Neural Process. Lett., 2002
Optimal path finding with space- and time-variant metric weights via multi-layer CNN.
Int. J. Circuit Theory Appl., 2002
Adaptive image sensing and enhancement using the cellular neural network universal machine.
Int. J. Circuit Theory Appl., 2002
Int. J. Circuit Theory Appl., 2002
Initiation and tracking of dim target via fusion of feature probabilities with CNN-UM.
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002
A realistic mammalian retinal model implemented on complex cell CNN universal machine.
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002
2001
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001
AnaLogic Wave Computers-wave-type algorithms: canonical description, computer classes, and computational complexity.
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001
Dependant distance potential source algorithm for optimal path finding with the analogic CNN.
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001
2000
IEEE Trans. Neural Networks Learn. Syst., 2000
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000
Review of CMOS implementations of the CNN universal machine-type visual microprocessors.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000
1999
J. VLSI Signal Process., 1999
Computer-Sensors: Spatial-Temporal Computers for Analog Array Signals, Dynamically Integrated with Sensors.
J. VLSI Signal Process., 1999
An 0.5-µm CMOS Analog Random Access Memory Chip for TeraOPS Speed Multimedia Video Processing.
IEEE Trans. Multim., 1999
Int. J. Circuit Theory Appl., 1999
CNN‐based spatio‐temporal nonlinear filtering and endocardial boundary detection in echocardiography.
Int. J. Circuit Theory Appl., 1999
Proceedings of the Information Processing in Medical Imaging, 1999
1998
Int. J. Circuit Theory Appl., 1998
Int. J. Circuit Theory Appl., 1998
Int. J. Circuit Theory Appl., 1998
Int. J. Circuit Theory Appl., 1998
Int. J. Circuit Theory Appl., 1998
Int. J. Circuit Theory Appl., 1998
Proceedings of the 5th IEEE International Conference on Electronics, Circuits and Systems, 1998
Proceedings of the 6th European Symposium on Artificial Neural Networks, 1998
1997
New results and measurements related to some tasks in object-oriented dynamic image coding using CNN universal chips.
IEEE Trans. Circuits Syst. Video Technol., 1997
A 0.8-μm CMOS two-dimensional programmable mixed-signal focal-plane array processor with on-chip binary imaging and instructions storage.
IEEE J. Solid State Circuits, 1997
Object-oriented image analysis for very-low-bitrate video-coding systems using the CNN universal machine.
Int. J. Circuit Theory Appl., 1997
Proceedings of the Artificial Neural Networks, 1997
1996
Int. J. Circuit Theory Appl., 1996
Int. J. Circuit Theory Appl., 1996
Int. J. Circuit Theory Appl., 1996
Analogic CNN algorithms for 3D interpolation-approximation and object rotation using controlled switched templates.
Int. J. Circuit Theory Appl., 1996
Int. J. Circuit Theory Appl., 1996
Int. J. Circuit Theory Appl., 1996
Int. J. Circuit Theory Appl., 1996
Dynamic Analogic CNN Algorithms for a Complex Recognition Task - A First Step Towards a Bionic Eyeglass.
Int. J. Circuit Theory Appl., 1996
Proceedings of International Conference on Neural Networks (ICNN'96), 1996
A cellular neural network model of the time-coding pathway of sound localization-hyperacuity in time.
Proceedings of International Conference on Neural Networks (ICNN'96), 1996
1995
Int. J. Circuit Theory Appl., 1995
Translating Neuromorphic CNN Visual Models to the Analogic Visual Microprocessors.
Proceedings of the 1995 IEEE International Symposium on Circuits and Systems, ISCAS 1995, Seattle, Washington, USA, April 30, 1995
Diminishment and Enlargement of Binary Pictures Using Slightly Space Variant Cellular Neural Network Architecture.
Proceedings of the 1995 IEEE International Symposium on Circuits and Systems, ISCAS 1995, Seattle, Washington, USA, April 30, 1995
1994
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994
1993
Proceedings of the Computer Analysis of Images and Patterns, 5th International Conference, 1993
Proceedings of the Analysis of Dynamical and Cognitive Systems, 1993
Proceedings of the Chua's Circuit: A Paradigm for Chaos, 1993
1992
Cellular neural networks with non-linear and delay-type template elements and non-uniform grids.
Int. J. Circuit Theory Appl., 1992
A digital multiprocessor hardware accelerator board for cellular neural networks: CNN-HAC.
Int. J. Circuit Theory Appl., 1992
Int. J. Circuit Theory Appl., 1992
Int. J. Circuit Theory Appl., 1992
Int. J. Circuit Theory Appl., 1992
IEEE Commun. Mag., 1992
1990
Limitations and complexity of digital hardware simulators used for large-scale analogue circuit and system dynamics.
Int. J. Circuit Theory Appl., 1990