Taku Umebayashi
According to our database1,
Taku Umebayashi
authored at least 6 papers
between 2013 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
2014
2016
2018
2020
2022
2024
0
1
2
3
1
1
2
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
HZO-based Nonvolatile SRAM Array with 100% Bit Recall Yield and Sufficient Retention Time at 85°C.
Proceedings of the IEEE Symposium on VLSI Technology and Circuits 2024, 2024
2023
A 40 nm 2 kb MTJ-Based Non-Volatile SRAM Macro with Novel Data-Aware Store Architecture for Normally Off Computing.
Proceedings of the 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 2023
2021
Proceedings of the 2021 Symposium on VLSI Circuits, Kyoto, Japan, June 13-19, 2021, 2021
High-Endurance and Low-Voltage operation of 1T1C FeRAM Arrays for Nonvolatile Memory Application.
Proceedings of the IEEE International Memory Workshop, 2021
2017
Proceedings of the 2017 IEEE International Solid-State Circuits Conference, 2017
2013
Proceedings of the 2013 IEEE International Solid-State Circuits Conference, 2013