Takashi Taniguchi
Orcid: 0000-0003-0017-7669
According to our database1,
Takashi Taniguchi
authored at least 12 papers
between 1987 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
1990
1995
2000
2005
2010
2015
2020
0
1
2
3
1
2
2
1
1
2
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
An open-source robust machine learning platform for real-time detection and classification of 2D material flakes.
Mach. Learn. Sci. Technol., March, 2024
2023
Stokesian processes : inferring Stokes flows using physics-informed Gaussian processes.
Mach. Learn. Sci. Technol., December, 2023
Cascaded Logic Gates Based on High-Performance Ambipolar Dual-Gate WSe2 Thin Film Transistors.
CoRR, 2023
2022
Gate-Tunable Resonant Tunneling in a Dual-Gated Twist-Controlled Double Monolayer Graphene-hBN Heterostructure.
Proceedings of the Device Research Conference, 2022
Tunneling transport in WSe2-MoS2 heterojunction transistor enabled by a two-dimensional device architecture.
Proceedings of the Device Research Conference, 2022
2020
Eulerian/Lagrangian formulation for the elasto-capillary deformation of a flexible fibre.
J. Comput. Phys., 2020
2018
Proceedings of the 76th Device Research Conference, 2018
2001
A New Inter-Core Built-In-Self-Test Circuits for Tri-State Buffers in the System on a Chip.
Proceedings of the 10th Asian Test Symposium (ATS 2001), 19-21 November 2001, Kyoto, Japan, 2001
1994
Accurate Ronding Scheme for the Newton-Raphson Method Using Redundant Binary Representation.
IEEE Trans. Computers, 1994
1990
IEEE J. Solid State Circuits, October, 1990
1987
Design of high speed MOS multiplier and divider using redundant binary representation.
Proceedings of the 8th IEEE Symposium on Computer Arithmetic, 1987