Takamoto Watanabe
According to our database1,
Takamoto Watanabe
authored at least 21 papers
between 2001 and 2021.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2021
All-Digital VCO-ADC TAD Confirming Scaling and Stochastic Effects Using 16-nm FinFET CMOS.
Proceedings of the 28th IEEE International Conference on Electronics, 2021
All-Digital VCO-ADC TAD Using 4CKES-Type in 16-nm FinFET CMOS for Technology Scaling With Stochastic-ADC Method.
Proceedings of the 28th IEEE International Conference on Electronics, 2021
2018
Proceedings of the 25th IEEE International Conference on Electronics, Circuits and Systems, 2018
2017
Proceedings of the 24th International Conference Mixed Design of Integrated Circuits and Systems, 2017
2015
An All-Digital Reconfigurable Time-Domain ADC for Low-Voltage Sensor Interface in 65nm CMOS Technology.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2015
All-digital MEMS tuning-fork self-excited vibration control by phase-relation using TAD-based ADPLL.
Proceedings of the IEEE 13th International New Circuits and Systems Conference, 2015
2014
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014
All-digital 0.016mm<sup>2</sup> reconfigurable sensor-ADC using 4CKES-TAD in 65nm digital CMOS.
Proceedings of the 21st IEEE International Conference on Electronics, Circuits and Systems, 2014
Proceedings of the 21st IEEE International Conference on Electronics, Circuits and Systems, 2014
2012
Proceedings of the 19th IEEE International Conference on Electronics, Circuits and Systems, 2012
Proceedings of the 19th IEEE International Conference on Electronics, Circuits and Systems, 2012
2010
All-digital TAD-OFDM detection for sensor interface using TAD-digital synchronous detection.
Proceedings of the 17th IEEE International Conference on Electronics, 2010
An all-digital A/D converter TAD with 4-shift-clock construction for sensor interface in 0.65-μm CMOS.
Proceedings of the 36th European Solid-State Circuits Conference, 2010
2009
IEEE Trans. Circuits Syst. I Regul. Pap., 2009
A 0.0027-mm<sup>2</sup> 9.5-bit 50-MS/s all-digital A/D converter TAD in 65-nm digital CMOS.
Proceedings of the 16th IEEE International Conference on Electronics, 2009
An all-digital ADC/TDC for sensor interface with TAD architecture in 0.18-µm digital CMOS.
Proceedings of the 16th IEEE International Conference on Electronics, 2009
2003
An all-digital PLL for frequency multiplication by 4 to 1022 with seven-cycle lock time.
IEEE J. Solid State Circuits, 2003
IEEE J. Solid State Circuits, 2003
IEEE J. Solid State Circuits, 2003
An all-digital analog-to-digital converter with 12-μV/LSB using moving-average filtering.
IEEE J. Solid State Circuits, 2003
2001
A 14-bit 12 μV/LSB resolution A/D converter for sensors using only digital circuit with low-pass filter effect.
Proceedings of the 2001 8th IEEE International Conference on Electronics, 2001