Tae Won Cho

According to our database1, Tae Won Cho authored at least 12 papers between 1992 and 2014.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2014
iDEAL: Incentivized Dynamic Cellular Offloading via Auctions.
IEEE/ACM Trans. Netw., 2014

New modeling technique for memristor devices to cover deviation from memristive theory.
Proceedings of the International Conference on Electronics, Information and Communications, 2014

2012
Clustered embedding of massive social networks.
Proceedings of the ACM SIGMETRICS/PERFORMANCE Joint International Conference on Measurement and Modeling of Computer Systems, 2012

Incentivized cellular offloading via auctions.
Proceedings of the seventh ACM International Workshop on Mobility in the Evolving Internet Architecture, 2012

2010
3-D System-on-System (SoS) Biomedical-Imaging Architecture for Health-Care Applications.
IEEE Trans. Biomed. Circuits Syst., 2010

A design of automatic current limit block for OLED display driver IC.
Proceedings of the International Conference on Information and Communication Technology Convergence, 2010

2009
System-on-System (SoS) architecture for 3-D secure imaging.
Proceedings of the Annual IEEE International SoC Conference, SoCC 2009, 2009

Enabling Content Dissemination Using Efficient and Scalable Multicast.
Proceedings of the INFOCOM 2009. 28th IEEE International Conference on Computer Communications, 2009

Scalable proximity estimation and link prediction in online social networks.
Proceedings of the 9th ACM SIGCOMM Internet Measurement Conference, IMC 2009, Chicago, 2009

2006
Fast and Effective Worm Fingerprinting via Machine Learning.
Proceedings of the 3rd International Conference on Autonomic Computing, 2006

1994
PARALLEX: a parallel approach to switchbox routing.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1994

1992
A new conflict resolving switchbox router.
Proceedings of the Second Great Lakes Symposium on VLSI, 1992


  Loading...