Sylvain Girbal
Orcid: 0009-0008-7620-9069
According to our database1,
Sylvain Girbal
authored at least 25 papers
between 2003 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2023
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023
2021
Proceedings of the Computer Safety, Reliability, and Security. SAFECOMP 2021 Workshops, 2021
TEACHING - Trustworthy autonomous cyber-physical applications through human-centred intelligence.
Proceedings of the 2021 IEEE International Conference on Omni-Layer Intelligent Systems, 2021
2020
Tracing Hardware Monitors in the GR712RC Multicore Platform: Challenges and Lessons Learnt from a Space Case Study.
Proceedings of the 32nd Euromicro Conference on Real-Time Systems, 2020
Proceedings of the 50th Annual IEEE/IFIP International Conference on Dependable Systems and Networks Workshops, 2020
2018
DOL-BIP-Critical: a tool chain for rigorous design and implementation of mixed-criticality multi-core systems.
Des. Autom. Embed. Syst., 2018
Proceedings of the 30th International Symposium on Computer Architecture and High Performance Computing, 2018
2017
Low-level implementation of the SISC protocol for thread-level speculation on a multi-core architecture.
Parallel Comput., 2017
2014
Microprocess. Microsystems, 2014
Distributed run-time WCET controller for concurrent critical tasks in mixed-critical systems.
Proceedings of the 22nd International Conference on Real-Time Networks and Systems, 2014
2013
The TERAFLUX Project: Exploiting the DataFlow Paradigm in Next Generation Teradevices.
Proceedings of the 2013 Euromicro Conference on Digital System Design, 2013
Proceedings of the 50th Annual Design Automation Conference 2013, 2013
2012
On the evaluation of the impact of shared resources in multithreaded COTS processors in time-critical environments.
ACM Trans. Archit. Code Optim., 2012
2010
Proceedings of the IEEE 8th Symposium on Application Specific Processors, 2010
ArchExplorer.org: A methodology for facilitating a fair Comparison of research ideas.
Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2010
Proceedings of the 2010 International Conference on Compilers, 2010
2009
Proceedings of the 15th International Conference on High-Performance Computer Architecture (HPCA-15 2009), 2009
2007
UNISIM: An Open Simulation Environment and Library for Complex Architecture Design and Collaborative Development.
IEEE Comput. Archit. Lett., 2007
2006
Semi-Automatic Composition of Loop Transformations for Deep Parallelism and Memory Hierarchies.
Int. J. Parallel Program., 2006
Proceedings of the 20th Annual International Conference on Supercomputing, 2006
2005
Proceedings of the 19th Annual International Conference on Supercomputing, 2005
2004
Proceedings of the Euro-Par 2004 Parallel Processing, 2004
2003
DiST: a simple, reliable and scalable method to significantly reduce processor architecture simulation time.
Proceedings of the International Conference on Measurements and Modeling of Computer Systems, 2003
Proceedings of the Languages and Compilers for Parallel Computing, 2003