Swaraj Sha

Orcid: 0000-0003-2886-791X

According to our database¹, Swaraj Sha authored at least 4 papers between 2018 and 2019.

Collaborative distances:

Dijkstra number² of four.
Erdős number³ of four.

Timeline

Legend:

Book

In proceedings

Article

PhD thesis

Dataset

Other

Links

On csauthors.net:

Bibliography

2019

Formal Modeling and Verification of a Victim DRAM Cache.

[BibT_eX]

[DOI]

ACM Trans. Design Autom. Electr. Syst., 2019

2018

Formal Modeling and Verification of Controllers for a Family of DRAM Caches.

[BibT_eX]

[DOI]

IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2018

ReDRAM: A Reconfigurable DRAM Cache for GPGPUs.

[BibT_eX]

[DOI]

IEEE Comput. Archit. Lett., 2018

CAMO: A novel cache management organization for GPGPUs.

[BibT_eX]

[DOI]

Proceedings of the 23rd Asia and South Pacific Design Automation Conference, 2018

Swaraj Sha

Timeline

Legend:

Links

On csauthors.net:

Bibliography

Loading...