Swapna Banerjee
Orcid: 0000-0001-9971-2013
According to our database1,
Swapna Banerjee
authored at least 81 papers
between 1971 and 2021.
Collaborative distances:
Collaborative distances:
Timeline
1975
1980
1985
1990
1995
2000
2005
2010
2015
2020
0
1
2
3
4
5
6
7
8
9
1
4
3
5
4
5
1
2
2
1
2
1
3
1
1
2
3
2
1
3
1
4
2
6
4
5
4
3
1
1
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2021
J. Real Time Image Process., 2021
2020
IEEE Trans. Instrum. Meas., 2020
IEEE Trans. Circuits Syst. II Express Briefs, 2020
A high throughput pass parallel block decoder architecture for JPEG 2000 that prevents stalling in the decoding process.
Integr., 2020
Compiler compatible 5.66 Mb/mm<sup>2</sup> 8T 1R1W register file in 14 nm FinFET technology.
Integr., 2020
2019
A Reconfigurable Memory-Based Fast VLSI Architecture for Computation of the Histogram.
IEEE Trans. Consumer Electron., 2019
An IEEE Single Precision Floating Point Arithmetic-Based Apodization Architecture for Portable Ultrasound Imaging System.
IEEE Trans. Circuits Syst. I Regul. Pap., 2019
Detection of peripheral arterial disease using Doppler spectrogram based expert system for Point-of-Care applications.
Biomed. Signal Process. Control., 2019
2018
Accuracy Enhancement for Noninvasive Glucose Estimation Using Dual-Wavelength Photoacoustic Measurements and Kernel-Based Calibration.
IEEE Trans. Instrum. Meas., 2018
A High-Precision Low-Area Unified Architecture for Lossy and Lossless 3D Multi-Level Discrete Wavelet Transform.
IEEE Trans. Circuits Syst. Video Technol., 2018
IEEE Trans. Circuits Syst. I Regul. Pap., 2018
A Computationally Efficient Reconfigurable Constant Multiplication Architecture Based on CSD Decoded Vertical-Horizontal Common Sub-Expression Elimination Algorithm.
IEEE Trans. Circuits Syst. I Regul. Pap., 2018
Contention free delayed keeper for high density large signal sensing memory compiler.
Integr., 2018
2016
A high speed, memory efficient line based VLSI architecture for the dual mode inverse discrete wavelet transform of JPEG2000 decoder.
Microprocess. Microsystems, 2016
Architecture of a real-time delay calculator for digital beamforming in ultrasound system.
IET Circuits Devices Syst., 2016
CoRR, 2016
FPGA based accelerated 3D affine transform for real-time image processing applications.
Comput. Electr. Eng., 2016
Proceedings of the Medical Imaging 2016: Computer-Aided Diagnosis, San Diego, 2016
Proceedings of the 29th IEEE International Symposium on Computer-Based Medical Systems, 2016
2015
IEEE Trans. Very Large Scale Integr. Syst., 2015
IEEE Trans. Very Large Scale Integr. Syst., 2015
IEEE Trans. Very Large Scale Integr. Syst., 2015
An Efficient Constant Multiplier Architecture Based on Vertical-Horizontal Binary Common Sub-expression Elimination Algorithm for Reconfigurable FIR Filter Synthesis.
IEEE Trans. Circuits Syst. I Regul. Pap., 2015
An FPGA-based architecture of DSC-SRI units specially for motion blind ultrasound systems.
J. Real Time Image Process., 2015
Proceedings of the 2015 IEEE International Symposium on Medical Measurements and Applications, 2015
A 10-Bit 500 MSPS Segmented DAC with Optimized Current Sources to Avoid Mismatch Effect.
Proceedings of the 2015 IEEE Computer Society Annual Symposium on VLSI, 2015
Proceedings of the 37th Annual International Conference of the IEEE Engineering in Medicine and Biology Society, 2015
2014
An 8-bit low power DAC with re-used distributed binary cells architecture for reconfigurable transmitters.
Microelectron. J., 2014
Comparative Analysis of Golay Code Based Excitation and Coherent Averaging for Non-invasive Glucose Monitoring System.
Proceedings of the 2014 IEEE 27th International Symposium on Computer-Based Medical Systems, 2014
Proceedings of the 2014 IEEE 27th International Symposium on Computer-Based Medical Systems, 2014
2013
Foreground calibration technique of a pipeline ADC using capacitor ratio of Multiplying Digital-to-Analog Converter (MDAC).
Microelectron. J., 2013
Parallel architecture for accelerating affine transform in high-speed imaging systems.
J. Real Time Image Process., 2013
Reconfigurable Architecture of a RRC Fir Interpolator for Multi-standard Digital Up Converter.
Proceedings of the 2013 IEEE International Symposium on Parallel & Distributed Processing, 2013
2012
Microprocess. Microsystems, 2012
Integr., 2012
Radix based digital calibration technique for pipelined ADC using Nyquist sampling of sinusoid.
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012
Proceedings of the 4th International Conference on Intelligent Human Computer Interaction, 2012
Proceedings of CBMS 2012, 2012
2011
IEEE Trans. Circuits Syst. Video Technol., 2011
2010
IEEE Trans. Circuits Syst. Video Technol., 2010
Microprocess. Microsystems, 2010
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2010
2009
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2009
Proceedings of the International Conference on Image Processing, 2009
Proceedings of the 17th European Signal Processing Conference, 2009
Multirate scan conversion of ultrasound images using warped distance based adaptive bilinear interpolation.
Proceedings of the Twenty-Second IEEE International Symposium on Computer-Based Medical Systems, 2009
2008
Proceedings of the 21st International Conference on VLSI Design (VLSI Design 2008), 2008
An 8-bit 1.8 V 500 MS/s CMOS DAC with a novel four-stage current steering architecture.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008
2006
Design of Low-Voltage Low-Power Continuous-Time Filter for Hearing Aid Application Using CMOS Current Conveyor Based Translinear Loop.
Proceedings of the 19th International Conference on VLSI Design (VLSI Design 2006), 2006
Proceedings of the 19th International Conference on VLSI Design (VLSI Design 2006), 2006
Proceedings of the 19th International Conference on VLSI Design (VLSI Design 2006), 2006
Proceedings of the 19th IEEE International Symposium on Computer-Based Medical Systems (CBMS 2006), 2006
Quantitative Analysis of Histopathological Features of Precancerous Lesion and Condition Using Image Processing Technique.
Proceedings of the 19th IEEE International Symposium on Computer-Based Medical Systems (CBMS 2006), 2006
A Fully Differential 11mW 10-bit 200MS/s Sample and Hold in 0.25µm BiCMOS Technology.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems 2006, 2006
2005
IEEE Trans. Circuits Syst. Video Technol., 2005
Proceedings of the 18th International Conference on VLSI Design (VLSI Design 2005), 2005
A 10-Bit 80-MSPS 2.5-V 27.65-mW 0.185-mm<sup>2</sup> Segmented Current Steering CMOS DAC.
Proceedings of the 18th International Conference on VLSI Design (VLSI Design 2005), 2005
Proceedings of the 18th International Conference on VLSI Design (VLSI Design 2005), 2005
Design of static and dynamic translinear circuits based on CMOS CCII translinear loops.
Proceedings of the 12th IEEE International Conference on Electronics, 2005
2004
Proceedings of the IEEE 15th International Symposium on Personal, 2004
A regular algorithm for real time Radon & inverse Radon transform [image processing applications].
Proceedings of the 2004 IEEE International Conference on Acoustics, 2004
Proceedings of the 17th IEEE Symposium on Computer-Based Medical Systems (CBMS 2004), 2004
Proceedings of the 17th IEEE Symposium on Computer-Based Medical Systems (CBMS 2004), 2004
Proceedings of the 17th IEEE Symposium on Computer-Based Medical Systems (CBMS 2004), 2004
2003
Proceedings of the 16th International Conference on VLSI Design (VLSI Design 2003), 2003
Proceedings of the 16th International Conference on VLSI Design (VLSI Design 2003), 2003
Proceedings of the 2003 IEEE International Conference on Acoustics, 2003
Proceedings of the 2003 Data Compression Conference (DCC 2003), 2003
2002
Design of continuous-time filter for hearing aid application using current conveyors.
Proceedings of the 2002 9th IEEE International Conference on Electronics, 2002
Proceedings of the IEEE International Conference on Acoustics, 2002
Proceedings of the 2002 Data Compression Conference (DCC 2002), 2002
2001
Signal Process., 2001
Microprocess. Microsystems, 2001
Proceedings of the 11th ACM Great Lakes Symposium on VLSI 2001, 2001
2000
Proceedings of the MICAI 2000: Advances in Artificial Intelligence, 2000
1998
Proceedings of the Knowledge-Based Intelligent Electronic Systems, 1998
1995
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1995
Proceedings of the 8th International Conference on VLSI Design (VLSI Design 1995), 1995
1994
Proceedings of the Seventh International Conference on VLSI Design, 1994
1971
On the Probability Distribution of Round-off Errors Propagated in Tabular Differences.
Aust. Comput. J., 1971