Sumit K. Mandal

Orcid: 0000-0002-9294-1603

According to our database1, Sumit K. Mandal authored at least 35 papers between 2018 and 2024.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
HALO: Communication-Aware Heterogeneous 2.5-D System for Energy-Efficient LLM Execution at Edge.
IEEE J. Emerg. Sel. Topics Circuits Syst., September, 2024

DISHA: Low-Energy Sparse Transformer at Edge for Outdoor Navigation for the Visually Impaired Individuals.
Proceedings of the 29th ACM/IEEE International Symposium on Low Power Electronics and Design, 2024

Exploiting 2.5D/3D Heterogeneous Integration for AI Computing.
Proceedings of the 29th Asia and South Pacific Design Automation Conference, 2024

2023
ELEMENT: Energy-Efficient Multi-NoP Architecture for IMC-Based 2.5-D Accelerator for DNN Training.
IEEE Des. Test, December, 2023

Fast Analysis Using Finite Queuing Model for Multilayer NoCs.
IEEE Des. Test, December, 2023

Fast Performance Analysis for NoCs With Weighted Round-Robin Arbitration and Finite Buffers.
IEEE Trans. Very Large Scale Integr. Syst., May, 2023

CANNON: Communication-Aware Sparse Neural Network Optimization.
IEEE Trans. Emerg. Top. Comput., 2023

Machine Learning-based Low Overhead Congestion Control Algorithm for Industrial NoCs.
CoRR, 2023

Achieving Datacenter-scale Performance through Chiplet-based Manycore Architectures.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023

A Lightweight Congestion Control Technique for NoCs with Deflection Routing.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023

Benchmarking Heterogeneous Integration with 2.5D/3D Interconnect Modeling.
Proceedings of the 15th IEEE International Conference on ASIC, 2023

2022
SWAP: A Server-Scale Communication-Aware Chiplet-Based Manycore PIM Accelerator.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022

Impact of On-chip Interconnect on In-memory Acceleration of Deep Neural Networks.
ACM J. Emerg. Technol. Comput. Syst., 2022

COIN: Communication-Aware In-Memory Acceleration for Graph Convolutional Networks.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2022


Big-Little Chiplets for In-Memory Acceleration of DNNs: A Scalable Heterogeneous Architecture.
Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design, 2022

2021
Front-End Architecture Design for Low-Complexity 3-D Ultrasound Imaging Based on Synthetic Aperture Sequential Beamforming.
IEEE Trans. Very Large Scale Integr. Syst., 2021

FLASH: Fast Neural Architecture Search with Hardware Optimization.
ACM Trans. Embed. Comput. Syst., 2021

SIAM: Chiplet-based Scalable In-Memory Acceleration with Mesh for Deep Neural Networks.
ACM Trans. Embed. Comput. Syst., 2021

Analytical Performance Modeling of NoCs under Priority Arbitration and Bursty Traffic.
IEEE Embed. Syst. Lett., 2021

Theoretical Analysis and Evaluation of NoCs with Weighted Round-Robin Arbitration.
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2021

System-Level Benchmarking of Chiplet-based IMC Architectures for Deep Neural Network Acceleration.
Proceedings of the 14th IEEE International Conference on ASIC, 2021

2020
An Energy-aware Online Learning Framework for Resource Management in Heterogeneous Platforms.
ACM Trans. Design Autom. Electr. Syst., 2020

Runtime Task Scheduling Using Imitation Learning for Heterogeneous Many-Core Systems.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020

A Latency-Optimized Reconfigurable NoC for In-Memory Acceleration of DNNs.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2020

A Survey on Energy Management for Mobile and IoT Devices.
IEEE Des. Test, 2020

Interconnect-Aware Area and Energy Optimization for In-Memory Acceleration of DNNs.
IEEE Des. Test, 2020

Determining Mechanical Stress Testing Parameters for FHE Designs with Low Computational Overhead.
IEEE Des. Test, 2020

Analytical modeling of NoCs for fast simulation and design exploration (invited).
Proceedings of the SLIP '20: System-Level Interconnect, 2020

Performance Analysis of Priority-Aware NoCs with Deflection Routing under Traffic Congestion.
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2020

Online Adaptive Learning for Runtime Resource Management of Heterogeneous SoCs.
Proceedings of the 57th ACM/IEEE Design Automation Conference, 2020

2019
Dynamic Resource Management of Heterogeneous Mobile Platforms via Imitation Learning.
IEEE Trans. Very Large Scale Integr. Syst., 2019

Analytical Performance Models for NoCs with Multiple Priority Traffic Classes.
ACM Trans. Embed. Comput. Syst., 2019

A Deep Q-Learning Approach for Dynamic Management of Heterogeneous Processors.
IEEE Comput. Archit. Lett., 2019

2018
Online learning for adaptive optimization of heterogeneous SoCs.
Proceedings of the International Conference on Computer-Aided Design, 2018


  Loading...