Stephen Y. H. Su
According to our database1,
Stephen Y. H. Su
authored at least 51 papers
between 1971 and 1997.
Collaborative distances:
Collaborative distances:
Timeline
1975
1980
1985
1990
1995
0
1
2
3
4
5
1
1
1
1
2
1
2
2
1
2
2
1
1
2
3
3
1
1
1
2
1
4
1
2
2
1
1
1
2
1
1
3
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
1997
Fault-Tolerant Array Processors Via Reconfiguration of Two-Level Redundancy Arrays.
Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, 1997
1991
IEEE Trans. Computers, 1991
Proceedings of the 9th IEEE VLSI Test Symposium (VTS'91), 1991
1989
IEEE Trans. Computers, 1989
1988
Proceedings of the Proceedings International Test Conference 1988, 1988
Proceedings of the Proceedings International Test Conference 1988, 1988
1986
1985
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1985
VLSI Functional Test Pattern Generation: A Design and Implementation.
Proceedings of the Proceedings International Test Conference 1985, 1985
1984
Functional Test Generation of Digital LSI/VLSI Systems Using Machine Symbolic Execution Technique.
Proceedings of the Proceedings International Test Conference 1984, 1984
VLSI functional testing using critical path traces at hardware description language level.
Proceedings of the Fehlertolerierende Rechensysteme, 1984
Proceedings of the 21st Design Automation Conference, 1984
Proceedings of the American Federation of Information Processing Societies: 1984 National Computer Conference, 1984
1983
A Simplified Algorithm for Testing Microprocessors.
Proceedings of the Proceedings International Test Conference 1983, 1983
1982
A New Fault Model and Testing Technique for CMOS Devices.
Proceedings of the Proceedings International Test Conference 1982, 1982
Proceedings of the 19th Design Automation Conference, 1982
1981
Reliability Measure of Hardware Redundancy Fault-Tolerant Digital Systems with Intermittent Faults.
IEEE Trans. Computers, 1981
Test-Experiments for Detection and Location of Intermittent Faults in Sequential Circuits.
IEEE Trans. Computers, 1981
Testing Functional Faults in Digital Systems Described by Register Transfer Language.
Proceedings of the Proceedings International Test Conference 1981, 1981
State Diagram Approach for Functional Testing of Control Section.
Proceedings of the Proceedings International Test Conference 1981, 1981
1980
A Hardware Redundancy Reconfiguration Scheme for Tolerating Multiple Module Failures.
IEEE Trans. Computers, 1980
Detection and Location of Input and Feedback Bridging Faults Among Input and Output Lines.
IEEE Trans. Computers, 1980
Detecting bridging and stuck-at faults at input and output pins of standard digital components.
Proceedings of the 17th Design Automation Conference, 1980
1979
Reliability Analysis of <i>N</i>-Modular Redundancy Systems with Intermittent and Permanent Faults.
IEEE Trans. Computers, 1979
Proceedings of the 1979 International Workshop on Managing Requirements Knowledge, 1979
1978
IEEE Trans. Computers, 1978
Computer-Aided Logic Design of Two-Level MOS Combinational Networks with Statistical Results.
IEEE Trans. Computers, 1978
Proceedings of the IEEE Computer Society's Second International Computer Software and Applications Conference, 1978
1977
IEEE Trans. Computers, 1977
Computer, 1977
Proceedings of the 14th Design Automation Conference, 1977
Proceedings of the American Federation of Information Processing Societies: 1977 National Computer Conference, 1977
1976
IEEE Trans. Computers, 1976
1975
SIGARCH Comput. Archit. News, 1975
1974
Book review of Logic and logic design by B. Girling and H. G. Morning. International Textbook Company Limited 1973.
SIGARCH Comput. Archit. News, 1974
Proceedings of the 11th Design Automation Workshop, 1974
1973
IEEE Trans. Syst. Man Cybern., 1973
Review of "Fault Diagnosis of Digital Systems" by H. Y. Chang, E. G. Manning, and G. Metze.
IEEE Trans. Syst. Man Cybern., 1973
Proceedings of the 10th Design Automation Workshop, 1973
1972
The Relationship Between Multivalued Switching Algebra and Boolean Algebra Under Different Definitions of Complement.
IEEE Trans. Computers, 1972
IEEE Trans. Computers, 1972
IEEE Trans. Computers, 1972
1971
Computer-Aided Synthesis or Multiple-Output Multilevel NAND Networks witk Fan-in and Fan-out Constraints.
IEEE Trans. Computers, 1971
Proceedings of the 8th Design Automation Workshop, 1971
Proceedings of the 8th Design Automation Workshop, 1971
Proceedings of the 8th Design Automation Workshop, 1971