Stefano Esposito
Orcid: 0000-0003-1961-5809Affiliations:
- Polytechnic University of Turin, Italy
According to our database1,
Stefano Esposito
authored at least 19 papers
between 2014 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
Proceedings of the Computer Vision - ECCV 2024, 2024
2023
Fluid Dynamics Network: Topology-Agnostic 4D Reconstruction via Fluid Dynamics Priors.
CoRR, 2023
2022
CoRR, 2022
Proceedings of the 13th Workshop on Parallel Programming and Run-Time Management Techniques for Many-Core Architectures and 11th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms, 2022
2018
Mixed-Criticality Systems on Commercial-Off-the-Shelf Multi-Processor Systems-on-Chip.
PhD thesis, 2018
Proceedings of the 19th IEEE Latin-American Test Symposium, 2018
Proceedings of the 19th IEEE Latin-American Test Symposium, 2018
Proceedings of the 24th IEEE International Symposium on On-Line Testing And Robust System Design, 2018
Efficient Software-Based Partitioning for Commercial-off-the-Shelf NoC-based MPSoCs for Mixed-Criticality Systems.
Proceedings of the 24th IEEE International Symposium on On-Line Testing And Robust System Design, 2018
QoSinNoC: Analysis of QoS-Aware NoC Architectures for Mixed-Criticality Applications.
Proceedings of the 21st IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2018
2017
A Novel Method for Online Detection of Faults Affecting Execution-Time in Multicore-Based Systems.
ACM Trans. Embed. Comput. Syst., 2017
J. Electron. Test., 2017
Deterministic network on chip for deploying real time applications on many-core processors.
Proceedings of the 23rd IEEE International Symposium on On-Line Testing and Robust System Design, 2017
2016
Proceedings of the 17th Latin-American Test Symposium, 2016
Online time interference detection in mixed-criticality applications on multicore architectures using performance counters.
Proceedings of the 22nd IEEE International Symposium on On-Line Testing and Robust System Design, 2016
2015
An Hybrid Architecture for consolidating mixed criticality applications on multicore systems.
Proceedings of the 21st IEEE International On-Line Testing Symposium, 2015
2014
Sensors, 2014