Srinivas Patil
According to our database1,
Srinivas Patil
authored at least 28 papers
between 1989 and 2012.
Collaborative distances:
Collaborative distances:
Timeline
1990
1995
2000
2005
2010
0
1
2
3
4
5
1
2
1
1
1
1
1
1
1
1
1
3
4
1
1
1
2
3
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2012
IEEE Trans. Very Large Scale Integr. Syst., 2012
Proceedings of the 2012 Design, Automation & Test in Europe Conference & Exhibition, 2012
2011
Proceedings of the 20th IEEE Asian Test Symposium, 2011
2009
ACM Trans. Design Autom. Electr. Syst., 2009
Proceedings of the 27th IEEE VLSI Test Symposium, 2009
2008
Proceedings of the Design, Automation and Test in Europe, 2008
2007
Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007), 2007
Proceedings of the 16th Asian Test Symposium, 2007
Proceedings of the 16th Asian Test Symposium, 2007
2006
Proceedings of the 24th IEEE VLSI Test Symposium (VTS 2006), 30 April, 2006
A Functional Coverage Metric for Estimating the Gate-Level Fault Coverage of Functional Tests.
Proceedings of the 2006 IEEE International Test Conference, 2006
Proceedings of the 21th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2006), 2006
Proceedings of the 15th Asian Test Symposium, 2006
2005
Proceedings of the 14th Asian Test Symposium (ATS 2005), 2005
1996
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1996
1994
Proceedings of the Proceedings IEEE International Test Conference 1994, 1994
1993
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1993
1992
Proceedings of the Proceedings IEEE International Test Conference 1992, 1992
1991
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1991
Proceedings of the Proceedings IEEE International Test Conference 1991, 1991
Proceedings of the 28th Design Automation Conference, 1991
1990
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1990
1989
Proceedings of the Proceedings Supercomputing '89, Reno, NV, USA, November 12-17, 1989, 1989
Fault Partitioning Issues in an Integrated Parallel Test Generation/Fault Simulation Environment.
Proceedings of the Proceedings International Test Conference 1989, 1989
Proceedings of the Computer Design: VLSI in Computers and Processors, 1989