Sotoudeh Hamedi-Hagh

Affiliations:
  • San Jose State University, CA, USA


According to our database1, Sotoudeh Hamedi-Hagh authored at least 29 papers between 2001 and 2024.

Collaborative distances:
  • Dijkstra number2 of six.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
Mechatronics and Control System Design of a Hand Exoskeleton with a Sensorized Soft Glove.
Proceedings of the IEEE International Conference on Advanced Intelligent Mechatronics, 2024

2019
Analysis and Modeling of Passive LC Filters Using Node Elimination Technique.
Proceedings of the 32nd IEEE International System-on-Chip Conference, 2019

Error-Free Calculation of Total Referred Noises in Electronic Circuits.
Proceedings of the 16th International Conference on Synthesis, 2019

2018
Low-Power Bluetooth Receiver Front End Design with Oscillator Leakage Reduction Technique.
J. Low Power Electron., 2018

Design and Analysis of 66GHz Voltage Controlled Oscillators for FMCW Radar Applications with Phase Noise Impact Consideration.
Proceedings of the 31st IEEE International System-on-Chip Conference, 2018

An Ultra-Low-Voltage Sub-Threshold Pseudo-Differential CMOS Schmitt Trigger.
Proceedings of the 31st IEEE International System-on-Chip Conference, 2018

Current Feedback-Based High Load Current Low Drop-Out Voltage Regulator in 65nm CMOS Technology.
Proceedings of the International SoC Design Conference, 2018

Extra Bit Generation for High-Speed Time-Based Flash ADCs in 65nm CMOS.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

2017
Introducing Suspendance Analysis.
IEEE Trans. Circuits Syst. I Regul. Pap., 2017

Low power comparator with offset cancellation technique for Flash ADC.
Proceedings of the 14th International Conference on Synthesis, 2017

ECP technique based capacitor-less LDO with high PSRR at low frequencies, -89dB PSRR at 1MHz and enhanced transient response.
Proceedings of the 14th International Conference on Synthesis, 2017

Cascode Stage Based LNA for Bluetooth Applications in 45 nm CMOS Technology.
Proceedings of the New Generation of CAS, 2017

Bluetooth Low Energy (BLE) Direct Down Conversion Receiver Front End in 65nm CMOS Technology.
Proceedings of the New Generation of CAS, 2017

Calculation of Voltage Gain Determinants with Co-factors Formed by Circuit Trajectance Paths.
Proceedings of the New Generation of CAS, 2017

Design & Analysis of a Nanowire SGFET-Based 10GHz Frequency Synthesizer.
Proceedings of the New Generation of CAS, 2017

Calculation of voltage gain transfer functions using Trajectance analysis.
Proceedings of the IEEE 60th International Midwest Symposium on Circuits and Systems, 2017

A high-speed, low-offset and low-power differential comparator for analog to digital converters.
Proceedings of the International SoC Design Conference, 2017

A low phase noise CMOS oscillator with tail current-shaping technique in wireless implantable SoC applications.
Proceedings of the 24th IEEE International Conference on Electronics, Circuits and Systems, 2017

The art of extracting circuit transfer functions with SuTra analyses.
Proceedings of the 24th IEEE International Conference on Electronics, Circuits and Systems, 2017

A low-power, high-resolution, 1 GHz differential comparator with low-offset and low-kickback.
Proceedings of the 24th IEEE International Conference on Electronics, Circuits and Systems, 2017

Low-power and high-frequency ring oscillator design in 65nm CMOS technology.
Proceedings of the 12th IEEE International Conference on ASIC, 2017

High speed, low offset, low power differential comparator with constant common mode voltage.
Proceedings of the 12th IEEE International Conference on ASIC, 2017

Extraction of circuit transfer functions with SuTra analyses.
Proceedings of the 12th IEEE International Conference on ASIC, 2017

2016
Study of active inductors with suspendance analysis.
Proceedings of the 2016 IEEE International Conference on Electronics, Circuits and Systems, 2016

2008
Design and Characterization of the Next Generation Nanowire Amplifiers.
VLSI Design, 2008

2004
CMOS wireless phase-shifted transmitter.
IEEE J. Solid State Circuits, 2004

CMOS phase shifted transmitters for 4G wireless systems.
Proceedings of the IEEE 15th International Symposium on Personal, 2004

2003
A 1 V, 8 GHz CMOS integrated phase shifted transmitter for wideband and varying envelope communication systems.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2003

2001
A 10 bit, 50 M sample/s, low power pipelined A/D converter for cable modem applications.
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001


  Loading...