Soojung Ryu
According to our database1,
Soojung Ryu
authored at least 59 papers
between 2002 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Proceedings of the IEEE/CVF Winter Conference on Applications of Computer Vision, 2024
2022
ShortcutFusion: From Tensorflow to FPGA-Based Accelerator With a Reuse-Aware Memory Allocation for Shortcut Data.
IEEE Trans. Circuits Syst. I Regul. Pap., 2022
2021
ShortcutFusion: From Tensorflow to FPGA-based accelerator with reuse-aware memory allocation for shortcut data.
CoRR, 2021
Proceedings of the IEEE International Symposium on High-Performance Computer Architecture, 2021
Fast Simulation of a Many-NPU Network-on-Chip for Microarchitectural Design Space Exploration.
Proceedings of the 24th Euromicro Conference on Digital System Design, 2021
2018
Benzene: An Energy-Efficient Distributed Hybrid Cache Architecture for Manycore Systems.
ACM Trans. Archit. Code Optim., 2018
2017
ACM Trans. Archit. Code Optim., 2017
Proceedings of the IEEE International Conference on Consumer Electronics, 2017
Proceedings of the IEEE International Conference on Consumer Electronics, 2017
Fast stereoscopic rendering on mobile ray tracing GPU for virtual reality applications.
Proceedings of the IEEE International Conference on Consumer Electronics, 2017
2016
Dynamic clock synchronization scheme between voltage domains in multi-core architecture.
Proceedings of the 2016 IFIP/IEEE International Conference on Very Large Scale Integration, 2016
Proceedings of the SIGGRAPH ASIA 2016, Macao, December 5-8, 2016, 2016
Proceedings of the IEEE International Conference on Consumer Electronics, 2016
Proceedings of the IEEE International Conference on Consumer Electronics, 2016
Proceedings of the IEEE International Conference on Consumer Electronics, 2016
Proceedings of the 2016 IEEE International Symposium on High Performance Computer Architecture, 2016
2015
Proceedings of the SIGGRAPH Asia 2015 Mobile Graphics and Interactive Applications, 2015
Proceedings of the SIGGRAPH Asia 2015 Mobile Graphics and Interactive Applications, 2015
Proceedings of the SIGGRAPH Asia 2015 Mobile Graphics and Interactive Applications, 2015
Proceedings of the SIGGRAPH Asia 2015 Mobile Graphics and Interactive Applications, 2015
Proceedings of the IEEE International Conference on Consumer Electronics, 2015
Reorder buffer: an energy-efficient multithreading architecture for hardware MIMD ray traversal.
Proceedings of the 7th Conference on High-Performance Graphics, 2015
2014
ULP-SRP: Ultra Low-Power Samsung Reconfigurable Processor for Biomedical Applications.
ACM Trans. Reconfigurable Technol. Syst., 2014
Proceedings of the SIGGRAPH Asia 2014 Mobile Graphics and Interactive Applications, 2014
Proceedings of the SIGGRAPH Asia 2014 Mobile Graphics and Interactive Applications, 2014
Proceedings of the SIGGRAPH Asia 2014 Mobile Graphics and Interactive Applications, 2014
Proceedings of the SIGGRAPH Asia 2014 Mobile Graphics and Interactive Applications, 2014
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014
Quantitative comparison of the power reduction techniques for samsung reconfigurable processor.
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014
SimParallel: A high performance parallel SystemC simulator using hierarchical multi-threading.
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014
Proceedings of the IEEE International Conference on Consumer Electronics, 2014
Proceedings of the IEEE International Conference on Consumer Electronics, 2014
Proceedings of the IEEE International Conference on Consumer Electronics, 2014
Proceedings of the 20th IEEE International Symposium on High Performance Computer Architecture, 2014
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2014
2013
Mapping and Scheduling of Tasks and Communications on Many-Core SoC Under Local Memory Constraint.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2013
Proceedings of the SIGGRAPH Asia 2013 Symposium on Mobile Graphics and Interactive Applications, 2013
Proceedings of the SIGGRAPH Asia 2013 Symposium on Mobile Graphics and Interactive Applications, 2013
Hierarchical Verification Framework for Samsung Reconfigurable Processor Video System.
Proceedings of the 14th International Workshop on Microprocessor Test and Verification, 2013
Reliable and energy-efficient 1MHz 0.4V dynamically reconfigurable SoC for ExG applications in 40nm LP CMOS.
Proceedings of the 2013 IEEE International Solid-State Circuits Conference, 2013
Proceedings of the IEEE International Conference on Consumer Electronics, 2013
Efficient high throughput rate cross-correlation logic design for sign-bit reference waveforms.
Proceedings of the IEEE International Conference on Consumer Electronics, 2013
Proceedings of the IEEE International Conference on Consumer Electronics, 2013
Proceedings of the 2013 International Conference on Field-Programmable Technology, 2013
Mobile GPU shader processor based on non-blocking Coarse Grained Reconfigurable Arrays architecture.
Proceedings of the 2013 International Conference on Field-Programmable Technology, 2013
Adaptive compression for instruction code of Coarse Grained Reconfigurable Architectures.
Proceedings of the 2013 International Conference on Field-Programmable Technology, 2013
Proceedings of the 18th Asia and South Pacific Design Automation Conference, 2013
2012
ACM Trans. Archit. Code Optim., 2012
Proceedings of the 13th International Workshop on Microprocessor Test and Verification, 2012
Proceedings of the 13th International Workshop on Microprocessor Test and Verification, 2012
Design and evaluation of a four-port data cache for high instruction level parallelism reconfigurable processors.
Proceedings of the 30th International IEEE Conference on Computer Design, 2012
Proceedings of the 30th International IEEE Conference on Computer Design, 2012
Proceedings of the 30th International IEEE Conference on Computer Design, 2012
Design space exploration and implementation of a high performance and low area Coarse Grained Reconfigurable Processor.
Proceedings of the 2012 International Conference on Field-Programmable Technology, 2012
Implementation of a volume rendering on coarse-grained reconfigurable multiprocessor.
Proceedings of the 2012 International Conference on Field-Programmable Technology, 2012
2011
An instruction-scheduling-aware data partitioning technique for coarse-grained reconfigurable architectures.
Proceedings of the ACM SIGPLAN/SIGBED 2011 conference on Languages, 2011
2003
2002
Proceedings of the 14th International Conference on Digital Signal Processing, 2002