Sied Mehdi Fakhraie
Affiliations:- University of Tehran, Iran
According to our database1,
Sied Mehdi Fakhraie
authored at least 98 papers
between 2000 and 2020.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on ece.ut.ac.ir
-
on dl.acm.org
On csauthors.net:
Bibliography
2020
2018
Lifetime improvement by exploiting aggressive voltage scaling during runtime of error-resilient applications.
Integr., 2018
A 256kb 9T Near-Threshold SRAM With 1k Cells per Bit-Line and Enhanced Write and Read Operations.
CoRR, 2018
2017
Efficient utilization of imprecise computational blocks for hardware implementation of imprecision tolerant applications.
Microelectron. J., 2017
2016
Multiplierless filter-bank based multicarrier system by using canonical signed digit representation.
Wirel. Commun. Mob. Comput., 2016
IEEE Trans. Very Large Scale Integr. Syst., 2016
Reliability aware throughput management of chip multi-processor architecture via thread migration.
J. Supercomput., 2016
A Novel Integer-Bit Estimation Scheme in Digital Filters Based on Probabilistic Behavior of Signals in the Internal Nodes.
IEEE Trans. Circuits Syst. II Express Briefs, 2016
Fast and accurate architectural vulnerability analysis for embedded processors using Instruction Vulnerability Factor.
Microprocess. Microsystems, 2016
2015
A 256-kb 9T Near-Threshold SRAM With 1k Cells per Bitline and Enhanced Write and Read Operations.
IEEE Trans. Very Large Scale Integr. Syst., 2015
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2015
Reliability-aware simultaneous multithreaded architecture using online architectural vulnerability factor estimation.
IET Comput. Digit. Tech., 2015
Circuits Syst. Signal Process., 2015
Process variation-aware approximation for efficient timing management of digital circuits.
Proceedings of the 2015 IEEE East-West Design & Test Symposium, 2015
2014
Customized pipeline and instruction set architecture for embedded processing engines.
J. Supercomput., 2014
J. Supercomput., 2014
Phys. Commun., 2014
Implementation-aware selection of the custom instruction set for extensible processors.
Microprocess. Microsystems, 2014
Algorithm and FPGA implementation of interpolation-based soft output mmse mimo detector for 3GPP LTE.
IET Commun., 2014
2013
Defuzzification block: New algorithms, and efficient hardware and software implementation issues.
Eng. Appl. Artif. Intell., 2013
Coding techniques to mitigate out-of-band radiation in high data rate OFDM-based cognitive radios.
Comput. Electr. Eng., 2013
FPGA implementation of genetic algorithm for dynamic filter-bank-based multicarrier systems.
Proceedings of the 8th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, 2013
Proceedings of the 16th IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2013
2012
Relaxed Fault-Tolerant Hardware Implementation of Neural Networks in the Presence of Multiple Transient Errors.
IEEE Trans. Neural Networks Learn. Syst., 2012
Microelectron. Reliab., 2012
J. Syst. Archit., 2012
Deep out-of-band radiation reduction by using joint filterbank and cancellation carriers in cognitive radios.
Proceedings of the 6th International Symposium on Telecommunications, 2012
Proceedings of the 15th Euromicro Conference on Digital System Design, 2012
Proceedings of the IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2012
2011
Dynamic Voltage and Frequency Scheduling for Embedded Processors Considering Power/Performance Tradeoffs.
IEEE Trans. Very Large Scale Integr. Syst., 2011
An accurate model for soft error rate estimation considering dynamic voltage and frequency scaling effects.
Microelectron. Reliab., 2011
Microelectron. J., 2011
Proceedings of the 14th Euromicro Conference on Digital System Design, 2011
2010
Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications.
IEEE Trans. Circuits Syst. I Regul. Pap., 2010
Evolvable multi-processor: A novel MPSoC architecture with evolvable task decomposition and scheduling.
IET Comput. Digit. Tech., 2010
Parallel scalable hardware implementation of asynchronous discrete particle swarm optimization.
Eng. Appl. Artif. Intell., 2010
Comput. Electr. Eng., 2010
Proceedings of the 2010 International Conference on Embedded Computer Systems: Architectures, 2010
All photonic analogue to digital and digital to analogue conversion techniques for digital radio over fibre system applications.
Proceedings of the 2010 ITU-Kaleidoscope: Beyond the Internet?, 2010
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2010
Architecture-Level Design Space Exploration of Super Scalar Microarchitecture for Network Applications.
Proceedings of the 13th Euromicro Conference on Digital System Design, 2010
Proceedings of the 13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems, 2010
Proceedings of the Second International Conference on Advances in Databases, 2010
2009
Quantitative analysis of packet-processing applications regarding architectural guidelines for network-processing-engine development.
J. Syst. Archit., 2009
IEICE Electron. Express, 2009
Fuzzy Sets Syst., 2009
A New Approach for Combined Demosaicking and Watermarking in Digital Camera Pipeline.
Proceedings of the International Conference on Networked Computing and Advanced Information Management, 2009
2008
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008
Proceedings of the Design, Automation and Test in Europe, 2008
Proceedings of the Advances in Computer Science and Engineering, 2008
Proceedings of the Advances in Computer Science and Engineering, 2008
2007
IEICE Electron. Express, 2007
A New Search Space Reduction Technique for Acquisition of UWB Signals in Multipath Channels.
Proceedings of the 65th IEEE Vehicular Technology Conference, 2007
Proceedings of the 15th International Symposium on Modeling, 2007
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007
Proceedings of the 14th IEEE International Conference on Electronics, 2007
Proceedings of the 14th IEEE International Conference on Electronics, 2007
Proceedings of the 17th ACM Great Lakes Symposium on VLSI 2007, 2007
2006
A 16-Bit Barrel-Shifter Implemented in Data-Driven Dynamic Logic ( D <sup>3</sup> L ).
IEEE Trans. Circuits Syst. I Regul. Pap., 2006
IEICE Electron. Express, 2006
Proceedings of the Fifth International Conference on Parallel Computing in Electrical Engineering (PARELEC 2006), 2006
Proceedings of the Fifth International Conference on Parallel Computing in Electrical Engineering (PARELEC 2006), 2006
Hardware implementation and comparison of new defuzzification techniques in fuzzy processors.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006
Proceedings of the 13th IEEE International Conference on Electronics, 2006
Dynamic voltage and frequency management based on variable update intervals for frequency setting.
Proceedings of the 2006 International Conference on Computer-Aided Design, 2006
Proceedings of the IEEE International Conference on Fuzzy Systems, 2006
Proceedings of the IEEE International Conference on Evolutionary Computation, 2006
Proceedings of the IEEE International Conference on Evolutionary Computation, 2006
Proceedings of the Canadian Conference on Electrical and Computer Engineering, 2006
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems 2006, 2006
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems 2006, 2006
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems 2006, 2006
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems 2006, 2006
Digital Network Echo Cancellation Using Genetic Algorithm and Combined GA-LMS Method.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems 2006, 2006
2005
Genetic-algorithm Memory Minimisation for Designing Reconfigurable Ip Address Lookup Engine.
Int. J. Comput. Intell. Appl., 2005
Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005
Cost-Performance Co-Analysis in VLSI Implementation of Existing and New Defuzzification Methods.
Proceedings of the 2005 International Conference on Computational Intelligence for Modelling Control and Automation (CIMCA 2005), 2005
2004
J. Electron. Test., 2004
A New Approach for Training of Artificial Neural Networks using Population Based Incremental Learning (PBIL).
Proceedings of the International Conference on Computational Intelligence, 2004
2003
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
Proceedings of the 2003 10th IEEE International Conference on Electronics, 2003
Proceedings of the 2003 10th IEEE International Conference on Electronics, 2003
2002
Comparison of a 17 b multiplier in Dual-rail domino and in Dual-rail D<sup>3</sup>L (D<sup>4</sup>L) logic styles.
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002
An all-digital programmable digitally-controlled-oscillator (DCO) for digital wireless applications.
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002
2001
A low-power fully integrated Gaussian-MSK modulator based on the sigma-delta fractional-N frequency synthesis.
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001
2000
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000
A 1.4 GHz/2.7 V programmable frequency divider for DRRS standard in 0.6 μm CMOS process.
Proceedings of the 2000 7th IEEE International Conference on Electronics, 2000
Kalman-filtering timing recovery scheme for orthogonal frequency domain multiplexing (OFDM) systems.
Proceedings of the IEEE International Conference on Acoustics, 2000