Siavash Rezaei
Orcid: 0000-0003-0159-2485
According to our database1,
Siavash Rezaei
authored at least 17 papers
between 2014 and 2022.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2022
ACM Trans. Embed. Comput. Syst., November, 2022
Proceedings of the 23rd International Symposium on Quality Electronic Design, 2022
2021
Unobtrusive Pain Monitoring in Older Adults With Dementia Using Pairwise and Contrastive Training.
IEEE J. Biomed. Health Informatics, 2021
2020
Cost-effective, Energy-efficient, and Scalable Storage Computing for Large-scale AI Applications.
ACM Trans. Storage, 2020
STANNIS: Low-Power Acceleration of Deep Neural Network Training Using Computational Storage.
CoRR, 2020
Ambient Pain Monitoring in Older Adults with Dementia to Improve Pain Management in Long-Term Care Facilities.
Proceedings of the Companion Publication of the 2020 International Conference on Multimodal Interaction, 2020
HyperTune: Dynamic Hyperparameter Tuning for Efficient Distribution of DNN Training Over Heterogeneous Systems.
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2020
Proceedings of the 57th ACM/IEEE Design Automation Conference, 2020
2019
Computational storage: an efficient and scalable platform for big data and HPC applications.
J. Big Data, 2019
Proceedings of the 2019 International Conference on ReConFigurable Computing and FPGAs, 2019
Proceedings of the 27th Euromicro International Conference on Parallel, 2019
Proceedings of the 21st IEEE International Conference on High Performance Computing and Communications; 17th IEEE International Conference on Smart City; 5th IEEE International Conference on Data Science and Systems, 2019
2018
Proceedings of the 2018 IEEE International Parallel and Distributed Processing Symposium Workshops, 2018
Proceedings of the 36th IEEE International Conference on Computer Design, 2018
2016
Proceedings of the International Conference on ReConFigurable Computing and FPGAs, 2016
2014
Soft error estimation and mitigation of digital circuits by characterizing input patterns of logic gates.
Microelectron. Reliab., 2014