Shvan Karim

According to our database1, Shvan Karim authored at least 12 papers between 2016 and 2021.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2021
Feasibility of Sensor Technology for Balance Assessment in Home Rehabilitation Settings.
Sensors, 2021

2020
AstroByte: Multi-FPGA Architecture for Accelerated Simulations of Spiking Astrocyte Neural Networks.
Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition, 2020

2019
Exploring Self-Repair in a Coupled Spiking Astrocyte Neural Network.
IEEE Trans. Neural Networks Learn. Syst., 2019

Autonomous Learning Paradigm for Spiking Neural Networks.
Proceedings of the Artificial Neural Networks and Machine Learning - ICANN 2019: Theoretical Neural Computation, 2019

2018
Homeostatic Fault Tolerance in Spiking Neural Networks: A Dynamic Hardware Perspective.
IEEE Trans. Circuits Syst. I Regul. Pap., 2018

Fault-Tolerant Learning in Spiking Astrocyte-Neural Networks on FPGAs.
Proceedings of the 31st International Conference on VLSI Design and 17th International Conference on Embedded Systems, 2018

Time-multiplexed System-on-Chip using Fault-tolerant Astrocyte-Neuron Networks.
Proceedings of the IEEE Symposium Series on Computational Intelligence, 2018

FPGA-based Fault-injection and Data Acquisition of Self-repairing Spiking Neural Network Hardware.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

2017
Assessing Self-Repair on FPGAs with Biologically Realistic Astrocyte-Neuron Networks.
Proceedings of the 2017 IEEE Computer Society Annual Symposium on VLSI, 2017

Self-repairing Learning Rule for Spiking Astrocyte-Neuron Networks.
Proceedings of the Neural Information Processing - 24th International Conference, 2017

Homeostatic fault tolerance in spiking neural networks utilizing dynamic partial reconfiguration of FPGAs.
Proceedings of the International Conference on Field Programmable Technology, 2017

2016
An FPGA-based hardware-efficient fault-tolerant astrocyte-neuron network.
Proceedings of the 2016 IEEE Symposium Series on Computational Intelligence, 2016


  Loading...