Shiyuan Zheng
Orcid: 0000-0002-4473-5602
According to our database1,
Shiyuan Zheng
authored at least 13 papers
between 2012 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
2012
2014
2016
2018
2020
2022
0
1
2
3
1
1
1
1
1
1
1
1
1
1
1
2
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2023
Pricing Social Visibility Service in Online Social Networks: Modeling and Algorithms.
IEEE Trans. Netw. Sci. Eng., 2023
2022
Optimizing Social Visibility in OSNs With Anonymity Guarantees: Efficient Algorithms and Applications.
IEEE Trans. Netw. Sci. Eng., 2022
Reposting Service in Online Social Networks: Modeling and Online Incentive Protocols.
Proceedings of the 30th IEEE International Conference on Network Protocols, 2022
2021
Social Visibility Optimization in OSNs with Anonymity Guarantees: Modeling, Algorithms and Applications.
Proceedings of the 37th IEEE International Conference on Data Engineering, 2021
2018
Proceedings of the 22nd IEEE International Conference on Computer Supported Cooperative Work in Design, 2018
2017
A 0.9-5.8-GHz Software-Defined Receiver RF Front-End With Transformer-Based Current-Gain Boosting and Harmonic Rejection Calibration.
IEEE Trans. Very Large Scale Integr. Syst., 2017
2015
A WCDMA/WLAN Digital Polar Transmitter With Low-Noise ADPLL, Wideband PM/AM Modulator, and Linearized PA.
IEEE J. Solid State Circuits, 2015
2014
A 21-48 GHz Subharmonic Injection-Locked Fractional-N Frequency Synthesizer for Multiband Point-to-Point Backhaul Communications.
IEEE J. Solid State Circuits, 2014
A WCDMA/WLAN digital polar transmitter with low-noise ADPLL, wide-band PM/AM modulator and linearized PA in 65nm CMOS.
Proceedings of the ESSCIRC 2014, 2014
2013
IEEE J. Solid State Circuits, 2013
A CMOS 21-48GHz fractional-N synthesizer employing ultra-wideband injection-locked frequency multipliers.
Proceedings of the IEEE 2013 Custom Integrated Circuits Conference, 2013
2012
A WCDMA/WLAN digital polar transmitter with AM replica feedback linearization in 65nm CMOS.
Proceedings of the 38th European Solid-State Circuit conference, 2012
A 4.1GHz-6.5GHz all-digital frequency synthesizer with a 2<sup>nd</sup>-order noise-shaping TDC and a transformer-coupled QVCO.
Proceedings of the 38th European Solid-State Circuit conference, 2012