Sergey Gavrilov

Orcid: 0000-0003-0566-4482

According to our database1, Sergey Gavrilov authored at least 16 papers between 1997 and 2022.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2022
Effect of Thermal Treatment of Symmetric TiO2 Nanotube Arrays in Argon on Photocatalytic CO2 Conversion.
Symmetry, 2022

2017
Clustered voltage scaling design technique for low-power hashing unit.
Proceedings of the 2017 IEEE East-West Design & Test Symposium, 2017

2016
Differential clock cross-point correction method for pipeline ADCs.
Proceedings of the 2016 IEEE East-West Design & Test Symposium, 2016

Multi-interval static timing analysis accounting logic compatibility.
Proceedings of the 2016 IEEE East-West Design & Test Symposium, 2016

2012
Streamlining Importation of Outside Prior DICOM Studies into an Imaging System.
J. Digit. Imaging, 2012

2009
Application of Information Technology: Clinical Case Registries: Simultaneous Local and National Disease Registries for Population Quality Management.
J. Am. Medical Informatics Assoc., 2009

Calculation of stress probability for NBTI-aware timing analysis.
Proceedings of the 10th International Symposium on Quality of Electronic Design (ISQED 2009), 2009

2008
A timing methodology considering within-die clock skew variations.
Proceedings of the 21st Annual IEEE International SoC Conference, SoCC 2008, 2008

2004
Delay noise pessimism reduction by logic correlations.
Proceedings of the 2004 International Conference on Computer-Aided Design, 2004

False-Noise Analysis for Domino Circuits.
Proceedings of the 2004 Design, 2004

2003
SOI Transistor Model for Fast Transient Simulation.
Proceedings of the 2003 International Conference on Computer-Aided Design, 2003

2002
False-noise analysis using logic implications.
ACM Trans. Design Autom. Electr. Syst., 2002

False-Noise Analysis Using Resolution Method.
Proceedings of the 3rd International Symposium on Quality of Electronic Design, 2002

2001
False-Noise Analysis using Logic Implications.
Proceedings of the 2001 IEEE/ACM International Conference on Computer-Aided Design, 2001

1997
Library-less synthesis for static CMOS combinational logic circuits.
Proceedings of the 1997 IEEE/ACM International Conference on Computer-Aided Design, 1997

Fast power loss calculation for digital static CMOS circuits.
Proceedings of the European Design and Test Conference, 1997


  Loading...