Seonil B. Choi

According to our database1, Seonil B. Choi authored at least 16 papers between 1996 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
An injection-point determination algorithm for intelligent injection robot systems.
IEICE Electron. Express, 2024

2005
Energy- and time-efficient matrix multiplication on FPGAs.
IEEE Trans. Very Large Scale Integr. Syst., 2005

Energy-efficient hardware/software co-synthesis for a class of applications on reconfigurable SoCs.
Int. J. Embed. Syst., 2005

2004
Analysis of High-Performance Floating-Point Arithmetic on FPGAs.
Proceedings of the 18th International Parallel and Distributed Processing Symposium (IPDPS 2004), 2004

A High-Performance and Energy-Efficient Architecture for Floating-Point Based LU Decomposition on FPGAs.
Proceedings of the 18th International Parallel and Distributed Processing Symposium (IPDPS 2004), 2004

2003
Domain-Specific Modeling for Rapid Energy Estimation of Reconfigurable Architectures.
J. Supercomput., 2003

Energy-efficient and parameterized designs for fast Fourier transform on FPGAs.
Proceedings of the 2003 IEEE International Conference on Acoustics, 2003

Time and Energy Efficient Matrix Factorization Using FPGAs.
Proceedings of the Field Programmable Logic and Application, 13th International Conference, 2003

Energy-efficient signal processing using FPGAs.
Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, 2003

Performance Modeling of Reconfigurable SoC Architectures and Energy-Efficient Mapping of a Class of Applications.
Proceedings of the 11th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2003), 2003

2002
Energy efficiency of FPGAs and programmable processors for matrix multiplication.
Proceedings of the 2002 IEEE International Conference on Field-Programmable Technology, 2002

Area and time efficient implementations of matrix multiplication on FPGAs.
Proceedings of the 2002 IEEE International Conference on Field-Programmable Technology, 2002

Energy-Efficient Matrix Multiplication on FPGAs.
Proceedings of the Field-Programmable Logic and Applications, 2002

A Model-Based Methodology for Application Specific Energy Efficient Data Path Design Using FPGAs.
Proceedings of the 13th IEEE International Conference on Application-Specific Systems, 2002

1997
Configurable Hardware for Symbolic Search Operations.
Proceedings of the 1997 International Conference on Parallel and Distributed Systems (ICPADS '97), 1997

1996
Synthesis of memory-based VLSI architectures for discrete wavelet transforms.
Proceedings of the 8th European Signal Processing Conference, 1996


  Loading...