Seong-Jun Song

According to our database1, Seong-Jun Song authored at least 27 papers between 2003 and 2011.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2011
Body Channel Communication for Energy-Efficient BAN.
Proceedings of the Bio-Medical CMOS ICs, 2011

2008
A Fully Integrated Digital Hearing Aid Chip With Human Factors Considerations.
IEEE J. Solid State Circuits, 2008

2007
A 0.2-mW 2-Mb/s Digital Transceiver Based on Wideband Signaling for Human Body Communications.
IEEE J. Solid State Circuits, 2007

A 0.9 V 96 µW Fully Operational Digital Hearing Aid Chip.
IEEE J. Solid State Circuits, 2007

A 0.9V 2.6mW Body-Coupled Scalable PHY Transceiver for Body Sensor Applications.
Proceedings of the 2007 IEEE International Solid-State Circuits Conference, 2007

A Power Management Unit with Continuous Co-Locking of Clock Frequency and Supply Voltage for Dynamic Voltage and Frequency Scaling.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007

A Real-Time Feedback Controlled Hearing Aid Chip with Reference Ear Model.
Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, 2007

Low Energy On-Body Communication for BSN.
Proceedings of the 4th International Workshop on Wearable and Implantable Body Sensor Networks, 2007

2006
A regulated charge pump with small ripple voltage and fast start-up.
IEEE J. Solid State Circuits, 2006

An energy-efficient analog front-end circuit for a sub-1-V digital hearing aid chip.
IEEE J. Solid State Circuits, 2006

Low Power Wearable Audio Player Using Human Body Communications.
Proceedings of the Tenth IEEE International Symposium on Wearable Computers (ISWC 2006), 2006

A Low-power Star-topology Body Area Network Controller for Periodic Data Monitoring Around and Inside the Human Body.
Proceedings of the Tenth IEEE International Symposium on Wearable Computers (ISWC 2006), 2006

An Ultra Low-Power Body Sensor Network Control Processor with Centralized Node Control.
Proceedings of the International Symposium on System-on-Chip, 2006

A 2Mb/s Wideband Pulse Transceiver with Direct-Coupled Interface for Human Body Communications.
Proceedings of the 2006 IEEE International Solid State Circuits Conference, 2006

A 10µW digital signal processor with adaptive-SNR monitoring for a sub-1V digital hearing aid.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

A Multi-Nodes Human Body Communication Sensor Network Control Processor.
Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, 2006

2005
Packet-switched on-chip interconnection network for system-on-chip applications.
IEEE Trans. Circuits Syst. II Express Briefs, 2005

A 0.9-V 67-µW analog front-end using adaptive-SNR technique for digital hearing aid.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

A 8-µW, 0.3-mm<sup>2</sup> RF-powered transponder with temperature sensor for wireless environmental monitoring.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

A 5.1-μW UHF RFID tag chip integrated with sensors for wireless environmental monitoring.
Proceedings of the 31st European Solid-State Circuits Conference, 2005

2004
A 210-mW graphics LSI implementing full 3-D pipeline with 264 mtexels/s texturing for mobile multimedia applications.
IEEE J. Solid State Circuits, 2004

A low-power 3D rendering engine with two texture units and 29-Mb embedded DRAM for 3G multimedia terminals.
IEEE J. Solid State Circuits, 2004

A small ripple regulated charge pump with automatic pumping control schemes.
Proceedings of the 33rd European Solid-State Circuits Conference, 2004

A low-power graphics LSI integrating 29Mb embedded DRAM for mobile multimedia applications.
Proceedings of the 2004 Conference on Asia South Pacific Design Automation: Electronic Design and Solution Fair 2004, 2004

2003
A 4-Gb/s CMOS clock and data recovery circuit using 1/8-rate clock technique.
IEEE J. Solid State Circuits, 2003

CMOS optical receiver chipset for gigabit Ethernet applications.
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003

A low power 3D rendering engine with two texture units and 29Mb embedded DRAM for 3G multimedia terminals.
Proceedings of the ESSCIRC 2003, 2003


  Loading...