Sein Oh
Orcid: 0000-0002-1540-5102
According to our database1,
Sein Oh
authored at least 22 papers
between 2018 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
2018
2019
2020
2021
2022
2023
2024
0
1
2
3
4
5
6
7
8
9
2
2
1
1
1
1
6
4
1
2
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
A Bio-Impedance Readout IC With Complex-Domain Noise-Correlated Baseline Cancellation.
IEEE J. Solid State Circuits, November, 2024
A 187-dB FoM<sub>S</sub> Power-Efficient Second-Order Highpass ΔΣ Capacitance-to-Digital Converter.
IEEE J. Solid State Circuits, April, 2024
A Fully Dynamic 1<sup>st</sup>-Order Δ-ΔΣ Modulator with a 468mV<sub>pp</sub> Input Range for Electrical Impedance Tomography Systems.
Proceedings of the IEEE Symposium on VLSI Technology and Circuits 2024, 2024
33.8 A Two-Electrode Bio-Impedance Readout IC with Complex-Domain Noise-Correlated Baseline Cancellation Supporting Sinusoidal Excitation.
Proceedings of the IEEE International Solid-State Circuits Conference, 2024
An Area-Efficient, DC-Coupled VCO-Based CT ΔΣM with Input-TR-DAC for Neural Recording.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024
A Reconfigurable Multimodal Sensor Interface IC Based on Direct-Conversion ΔΣ Modulator Structure.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024
A 72-channel Resistive-sensor Interface IC with High Energy Efficiency and a Wide Input Range.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024
A Low-power Δ-ΔΣ-based Bio-impedance Readout IC with Capacitive-feedback Baseline Cancellation.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024
2023
A Sub-GHz CMOS SPDT Antenna Switch Employing Linearity-Enhanced Biasing Strategy for Second-Order Harmonic Reduction.
IEEE Trans. Circuits Syst. II Express Briefs, August, 2023
A High-Efficiency Single-Mode Dual-Path Buck-Boost Converter With Reduced Inductor Current.
IEEE J. Solid State Circuits, March, 2023
A 2.5mW 12MHz-BW 69dB SNDR Passive Bandpass ΔΣ ADC with Highpass Noise-Shaping SAR Quantizers.
Proceedings of the 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 2023
A 187dB FoMS 46fJ/Conv 2<sup>nd</sup>-order Highpass Δ∑ Capacitance-to-Digital Converter.
Proceedings of the 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 2023
A Sub-aF Super-High-Resolution Capacitance-to-Digital Converter with a Bandpass ΔΣ ADC.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023
A 56fJ/Conversion-Step 178dB-FoMS Third-Order Hybrid CT-DT Δ∑ Capacitance-to-Digital Converter.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2023
2022
A Single-Mode Dual-Path Buck-Boost Converter with Reduced Inductor Current Across All Duty Cases Achieving 95.58% Efficiency at 1A in Boost Operation.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2022
2021
IEEE J. Solid State Circuits, 2021
An 8MHz 31.25kS/s Impedance-Monitoring IC Based on IF-Sampling Architecture with a Band-Pass Delta-Sigma ADC.
Proceedings of the 2021 Symposium on VLSI Circuits, Kyoto, Japan, June 13-19, 2021, 2021
A Load-Current-Regulating OLED Lamp Driver Using a Hybrid Step-Up Converter with 93.21% Efficiency at a High Conversion Ratio of 4.1.
Proceedings of the 47th ESSCIRC 2021, 2021
2020
Low Power CMOS-Based Hall Sensor with Simple Structure Using Double-Sampling Delta-Sigma ADC.
Sensors, 2020
Proceedings of the 2020 IEEE Custom Integrated Circuits Conference, 2020
2019
IEICE Electron. Express, 2019
2018
A 3D-Printed Multichannel Viscometer for High-Throughput Analysis of Frying Oil Quality.
Sensors, 2018