Sébastien Bilavarn
Orcid: 0000-0002-7492-6936
According to our database1,
Sébastien Bilavarn
authored at least 40 papers
between 2000 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Control Enhancement of Traction Electric Drives Using Neural Network Predictive Controller.
Proceedings of the International Conference on Control, Automation and Diagnosis, 2024
Partial Reconfiguration for Energy-Efficient Inference on FPGA: A Case Study with ResNet-18.
Proceedings of the 27th Euromicro Conference on Digital System Design, 2024
Improving the Energy Efficiency of CNN Inference on FPGA Using Partial Reconfiguration.
Proceedings of the Design and Architectures for Signal and Image Processing, 2024
2022
Synaptic Activity and Hardware Footprint of Spiking Neural Networks in Digital Neuromorphic Systems.
ACM Trans. Embed. Comput. Syst., November, 2022
J. Syst. Archit., 2022
2020
An FPGA-Based Hybrid Neural Network Accelerator for Embedded Satellite Image Classification.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
2018
Energy efficient mapping on manycore with dynamic and partial reconfiguration: Application to a smart camera.
Int. J. Circuit Theory Appl., 2018
Modélisation, Conception Système d'Architectures Hétérogènes pour les Applications Embarquées : Eléments d'amélioration de l'efficacité énergétique des systèmes sur puce de silicium. (Modelling, Design of Heterogenous architectures for embedded Applications / Modelling, Design of Heterogenous architectures for embedded Applications : Refinement parts about power efficiency of silicon chips systems).
, 2018
2017
Microprocess. Microsystems, 2017
2016
J. Real Time Image Process., 2016
J. Low Power Electron., 2016
Proceedings of the 2016 Euromicro Conference on Digital System Design, 2016
2015
Des. Autom. Embed. Syst., 2015
Proceedings of the 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip, 2015
Proceedings of the 12th IEEE International Multi-Conference on Systems, Signals & Devices, 2015
2014
Microprocess. Microsystems, 2014
2013
Energy Analysis of a Real-time Multiprocessor Control of Idle States.
Proceedings of the PECCS 2013, 2013
2012
Proceedings of the 2012 International Conference on Reconfigurable Computing and FPGAs, 2012
Proceedings of the 7th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, 2012
Proceedings of the 15th Euromicro Conference on Digital System Design, 2012
2011
SIGARCH Comput. Archit. News, 2011
Int. J. Reconfigurable Comput., 2011
Int. J. Meas. Technol. Instrum. Eng., 2011
Proceedings of the 6th International Workshop on Reconfigurable Communication-centric Systems-on-Chip, 2011
Proceedings of the 2011 Conference on Design and Architectures for Signal and Image Processing, 2011
Proceedings of the ARCS 2011, 2011
2010
Implantation d'un décodeur H.264 sur plateforme multiprocesseur avec gestion énergétique.
Tech. Sci. Informatiques, 2010
Proceedings of the 13th Euromicro Conference on Digital System Design, 2010
2009
J. Object Technol., 2009
J. Object Technol., 2009
2008
Proceedings of the 2008 IEEE International Symposium on System-on-Chip, 2008
Embedded Multicore Implementation of a H.264 Decoder with Power Management Considerations.
Proceedings of the 11th Euromicro Conference on Digital System Design: Architectures, 2008
2006
Design Space Pruning Through Early Estimations of Area/Delay Tradeoffs for FPGA Implementations.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2006
Microprocess. Microsystems, 2006
2005
J. VLSI Signal Process., 2005
2004
Proceedings of the 2004 IEEE International Conference on Multimedia and Expo, 2004
2003
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
An estimation and exploration methodology from system-level specifications: application to FPGAs.
Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, 2003
2002
Exploration Architecturale au Niveau Comportemental - Application aux FPGAs. (Architectural Exploration in behavioral level - Application to FPGAs).
PhD thesis, 2002
2000
Proceedings of the 2000 7th IEEE International Conference on Electronics, 2000