Sebastian Hahn

Orcid: 0000-0002-8412-7716

Affiliations:
  • Saarland University, Department of Computer Science


According to our database1, Sebastian Hahn authored at least 16 papers between 2012 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
Sound Non-interference Analysis for C/C++.
Proceedings of the Computer Safety, Reliability, and Security, 2024

2022
LLVMTA: An LLVM-Based WCET Analysis Tool.
Proceedings of the 20th International Workshop on Worst-Case Execution Time Analysis, 2022

2020
Design and analysis of SIC: a provably timing-predictable pipelined processor core.
Real Time Syst., 2020

Safety-Critical Software Development in C++.
Proceedings of the Computer Safety, Reliability, and Security. SAFECOMP 2020 Workshops, 2020

2019
On static execution-time analysis.
PhD thesis, 2019

Cache Persistence Analysis: Finally Exact.
Proceedings of the IEEE Real-Time Systems Symposium, 2019

2018
Experimental Evaluation of Cache-Related Preemption Delay Aware Timing Analysis.
Proceedings of the 18th International Workshop on Worst-Case Execution Time Analysis, 2018

2017
Write-Back Caches in WCET Analysis.
Proceedings of the 29th Euromicro Conference on Real-Time Systems, 2017

2016
Enabling Compositionality for Multicore Timing Analysis.
Proceedings of the 24th International Conference on Real-Time Networks and Systems, 2016

A Framework for the Derivation of WCET Analyses for Multi-core Processors.
Proceedings of the 28th Euromicro Conference on Real-Time Systems, 2016

2015
Towards compositionality in execution time analysis: definition and challenges.
SIGBED Rev., 2015

WCET analysis for multi-core processors with shared buses and event-driven bus arbitration.
Proceedings of the 23rd International Conference on Real Time Networks and Systems, 2015

Toward Compact Abstractions for Processor Pipelines.
Proceedings of the Correct System Design, 2015

2014
Selfish-LRU: Preemption-aware caching for predictability and performance.
Proceedings of the 20th IEEE Real-Time and Embedded Technology and Applications Symposium, 2014

2013
Impact of Resource Sharing on Performance and Performance Prediction: A Survey.
Proceedings of the CONCUR 2013 - Concurrency Theory - 24th International Conference, 2013

2012
Relational Cache Analysis for Static Timing Analysis.
Proceedings of the 24th Euromicro Conference on Real-Time Systems, 2012


  Loading...