Se-Joong Lee
According to our database1,
Se-Joong Lee
authored at least 20 papers
between 2000 and 2009.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2009
IEEE Trans. Very Large Scale Integr. Syst., 2009
2006
IEEE Trans. Very Large Scale Integr. Syst., 2006
A network-on-chip with 3Gbps/wire serialized on-chip interconnect using adaptive control schemes.
Proceedings of the Conference on Design, Automation and Test in Europe, 2006
2005
IEEE Trans. Circuits Syst. II Express Briefs, 2005
IEEE Des. Test Comput., 2005
A reconfigurable crossbar switch with adaptive bandwidth control for networks-on-chip.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005
An arbitration look-ahead scheme for reducing end-to-end latency in networks on chip.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005
2004
Proceedings of the Proceedings 2004 IEEE International SOC Conference, 2004
Proceedings of the Proceedings 2004 IEEE International SOC Conference, 2004
SILENT: serialized low energy transmission coding for on-chip interconnection networks.
Proceedings of the 2004 International Conference on Computer-Aided Design, 2004
2003
Proceedings of the ESSCIRC 2003, 2003
A high-speed and lightweight on-chip crossbar switch scheduler for on-chip interconnection networks.
Proceedings of the ESSCIRC 2003, 2003
Proceedings of the IEEE Custom Integrated Circuits Conference, 2003
2002
A 120-mW 3-D rendering engine with 6-Mb embedded DRAM and 3.2-GB/s runtime reconfigurable bus for PDA chip.
IEEE J. Solid State Circuits, 2002
A reconfigurable multilevel parallel texture cache memory with 75-GB/s parallel cache replacement bandwidth.
IEEE J. Solid State Circuits, 2002
Race logic architecture (RALA): a novel logic concept using the race scheme of input variables.
IEEE J. Solid State Circuits, 2002
Proceedings of the Global Telecommunications Conference, 2002
2001
An 80/20-MHz 160-mW multimedia processor integrated with embedded DRAM, MPEG-4 accelerator and 3-D rendering engine for mobile applications.
IEEE J. Solid State Circuits, 2001
2000
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000