Satoshi Nakano

Orcid: 0000-0002-5114-3242

According to our database1, Satoshi Nakano authored at least 17 papers between 2004 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Development of Wall Hammering Inspection Systems Using Two-Wheeled Multi-Copters.
J. Robotics Mechatronics, 2024

2023
Customer demand concentration in online grocery retailing: Differences between online and physical store shopping baskets.
Electron. Commer. Res. Appl., November, 2023

Explicit reference governor on SO(3) for torque and pointing constraint management.
Autom., September, 2023

Disturbance Rejection Using the Combination of Equivalent-Input-Disturbance and Model-Predictive-Control Methods.
Proceedings of the 49th Annual Conference of the IEEE Industrial Electronics Society, 2023

2022
Exploring the characteristics of smart agricultural development in Japan: Analysis using a smart agricultural kaizen level technology map.
Comput. Electron. Agric., 2022

Improving habitability for wind-induced structural vibration by equivalent-input-disturbance approach.
Proceedings of the IECON 2022, 2022

Wind-load estimation with equivalent-input-disturbance approach.
Proceedings of the IEEE/ASME International Conference on Advanced Intelligent Mechatronics, 2022

2021
Simultaneous robust optimization of tuned mass damper and active control system.
Proceedings of the IECON 2021, 2021

2018
Attitude Constrained Control on SO(3): An Explicit Reference Governor Approach.
Proceedings of the 57th IEEE Conference on Decision and Control, 2018

A Distributed Reference Governor for High-Order LTI Swarm Systems.
Proceedings of the 2018 Annual American Control Conference, 2018

2017
Dynamic visual feedback position tracking of two-wheeled vehicles with a target vehicle motion model.
Proceedings of the IEEE Conference on Control Technology and Applications, 2017

2015
Three-MLP Ensemble Re-RX algorithm and recent classifiers for credit-risk evaluation.
Proceedings of the 2015 International Joint Conference on Neural Networks, 2015

Stochastic performance analysis of visual motion observer and experimental verifications.
Proceedings of the 10th Asian Control Conference, 2015

2012
Verification work reduction methodology in low-power chip implementation.
ACM Trans. Design Autom. Electr. Syst., 2012

Mobile-Carrier Churning Behavior Modeling Based on Customer Satisfaction.
Proceedings of the 13th ACIS International Conference on Software Engineering, 2012

2007
Automatic classification of spinal deformity by using four symmetrical features on the moire images.
Proceedings of the Artificial Neural Networks and Intelligent Information Processing, 2007

2004
A 600-MHz single-chip multiprocessor with 4.8-GB/s internal shared pipelined bus and 512-kB internal memory.
IEEE J. Solid State Circuits, 2004


  Loading...