Sarath Makala
According to our database1,
Sarath Makala
authored at least 2 papers
in 2019.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2019
A Low-Latency 16-Phase Pulse Width Modulator with Phase Angle Control for 140MHz Fully Integrated Voltage Regulators on 22nm Tri-Gate CMOS.
Proceedings of the 62nd IEEE International Midwest Symposium on Circuits and Systems, 2019
Efficiency Measurement Method for Fully Integrated Voltage Regulators used in 4<sup>th</sup> and 5<sup>th</sup> Generation Intel® Core™ Microprocessors.
Proceedings of the IEEE International Test Conference, 2019