Sara Tehranipoor
Orcid: 0000-0001-8410-4306Affiliations:
- Santa Clara University, Santa Clara, CA, USA
- University of Connecticut, Storrs, CT, USA (former)
According to our database1,
Sara Tehranipoor
authored at least 47 papers
between 2015 and 2025.
Collaborative distances:
Collaborative distances:
Timeline
2016
2018
2020
2022
2024
0
5
10
1
7
2
1
5
2
3
3
1
3
4
2
4
5
2
2
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2025
Achieving Error-Free Lightweight Authentication With DRAM-Based Physical Unclonable Functions.
IEEE Trans. Circuits Syst. I Regul. Pap., February, 2025
2024
Proceedings of the Silicon Valley Cybersecurity Conference, 2024
Proceedings of the Silicon Valley Cybersecurity Conference, 2024
NAND Flash-Based Digital Fingerprinting for Robust and Secure Hardware Authentication.
Proceedings of the 25th International Symposium on Quality Electronic Design, 2024
2023
Proceedings of the Silicon Valley Cybersecurity Conference, 2023
Proceedings of the IEEE International Joint Conference on Biometrics, 2023
Proceedings of the IEEE International Conference on Cyber Security and Resilience, 2023
2022
Proceedings of the 28th IEEE International Symposium on On-Line Testing and Robust System Design, 2022
2021
A novel IoT sensor authentication using HaLo extraction method and memory chip variability.
Discov. Internet Things, 2021
Cryptogr., 2021
IEEE Consumer Electron. Mag., 2021
IEEE Access, 2021
Profiled Power-Analysis Attacks by an Efficient Architectural Extension of a CNN Implementation.
Proceedings of the 22nd International Symposium on Quality Electronic Design, 2021
Proceedings of the IEEE International Conference on Consumer Electronics, 2021
Proceedings of the IEEE International Conference on Consumer Electronics, 2021
2020
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020
Proceedings of the Silicon Valley Cybersecurity Conference - First Conference, 2020
A Systematic Approach for Internal Entropy Boosting in Delay-based RO PUF on an FPGA.
Proceedings of the 63rd IEEE International Midwest Symposium on Circuits and Systems, 2020
Bit<sup>2</sup>RNG: Leveraging Bad-page Initialized Table with Bit-error Insertion for True Random Number Generation in Commodity Flash Memory.
Proceedings of the 2020 IEEE International Symposium on Hardware Oriented Security and Trust, 2020
FLASH: FPGA Locality-Aware Sensitive Hash for Nearest Neighbor Search and Clustering Application.
Proceedings of the 30th International Conference on Field-Programmable Logic and Applications, 2020
2019
DRAMNet: Authentication based on Physical Unique Features of DRAM Using Deep Convolutional Neural Networks.
CoRR, 2019
Proceedings of the 2019 on Great Lakes Symposium on VLSI, 2019
Proceedings of the 2019 on Great Lakes Symposium on VLSI, 2019
2018
DVFT: A Lightweight Solution for Power-Supply Noise-Based TRNG Using Dynamic Voltage Feedback Tuning System.
IEEE Trans. Very Large Scale Integr. Syst., 2018
P2M-based security model: security enhancement using combined PUF and PRNG models for authenticating consumer electronic devices.
IET Comput. Digit. Tech., 2018
Towards Implementation of Robust and Low-Cost Security Primitives for Resource-Constrained IoT Devices.
CoRR, 2018
Secure and Reliable Biometric Access Control for Resource-Constrained Systems and IoT.
CoRR, 2018
Addressing the Effects of Temperature Variations on Intrinsic Memory-Based Physical Unclonable Functions.
Proceedings of the 28. Krypto-Tag, 2018
Low-cost authentication paradigm for consumer electronics within the internet of wearable fitness tracking applications.
Proceedings of the IEEE International Conference on Consumer Electronics, 2018
Proceedings of the 2018 Global Information Infrastructure and Networking Symposium, 2018
An Adversarial Risk-based Approach for Network Architecture Security Modeling and Design.
Proceedings of the 2018 International Conference on Cyber Security and Protection of Digital Services, 2018
2017
DRAM-Based Intrinsic Physically Unclonable Functions for System-Level Security and Authentication.
IEEE Trans. Very Large Scale Integr. Syst., 2017
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2017
Proceedings of the 30th International Conference on VLSI Design and 16th International Conference on Embedded Systems, 2017
Proceedings of the IEEE 60th International Midwest Symposium on Circuits and Systems, 2017
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017
Proceedings of the 27th International Conference on Field Programmable Logic and Applications, 2017
Proposing a modeling framework for minimizing security vulnerabilities in IoT systems in the healthcare domain.
Proceedings of the 2017 IEEE EMBS International Conference on Biomedical & Health Informatics, 2017
2016
Proceedings of the 2016 IEEE International Symposium on Hardware Oriented Security and Trust, 2016
Evolving authentication design considerations for the internet of biometric things (IoBT).
Proceedings of the Eleventh IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, 2016
2015
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2015
Proceedings of the 25th edition on Great Lakes Symposium on VLSI, GLVLSI 2015, Pittsburgh, PA, USA, May 20, 2015