Sanjay Das

Orcid: 0009-0005-4259-1915

According to our database1, Sanjay Das authored at least 14 papers between 1999 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
SCAR: Power Side-Channel Analysis at RTL Level.
IEEE Trans. Very Large Scale Integr. Syst., June, 2024

Bit-by-Bit: Investigating the Vulnerabilities of Binary Neural Networks to Adversarial Bit Flipping.
Trans. Mach. Learn. Res., 2024

Analyzing and Mitigating Circuit Aging Effects in Deep Learning Accelerators.
Proceedings of the 42nd IEEE VLSI Test Symposium, 2024

Machine Learning Intervened RIS-Based RF Interference Management for IoT.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2024

QNAD: Quantum Noise Injection for Adversarial Defense in Deep Neural Networks.
Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust, 2024

Explainability to the Rescue: A Pattern-Based Approach for Detecting Adversarial Attacks.
Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust, 2024

MENDNet: Just-in-time Fault Detection and Mitigation in AI Systems with Uncertainty Quantification and Multi-Exit Networks.
Proceedings of the 61st ACM/IEEE Design Automation Conference, 2024

Graph Learning-based Fault Criticality Analysis for Enhancing Functional Safety of E/E Systems.
Proceedings of the 61st ACM/IEEE Design Automation Conference, 2024

2023
Bottlenecks in Secure Adoption of Deep Neural Networks in Safety-Critical Applications.
Proceedings of the 66th IEEE International Midwest Symposium on Circuits and Systems, 2023

Enhanced ML-Based Approach for Functional Safety Improvement in Automotive AMS Circuits.
Proceedings of the IEEE International Test Conference, 2023

Cryogenic In-memory Binary Multiplier Using Quantum Anomalous Hall Effect Memories.
Proceedings of the 24th International Symposium on Quality Electronic Design, 2023

Ternary In-Memory Computing with Cryogenic Quantum Anomalous Hall Effect Memories.
Proceedings of the Great Lakes Symposium on VLSI 2023, 2023

2022
Adaptable Multi-level Voltage to Binary Converter Using Ferroelectric FETs.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2022

1999
Key factors in road-rail mode choice in India: applying the logistics cost approach.
Proceedings of the 31st conference on Winter simulation: Simulation, 1999


  Loading...