Sandro Rigo
Orcid: 0000-0002-9539-6874Affiliations:
- University of Campinas, Sao Paulo, Brazil
According to our database1,
Sandro Rigo
authored at least 47 papers
between 2001 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
Ion-molecule collision cross-section calculations using trajectory parallelization in distributed systems.
J. Parallel Distributed Comput., 2024
LLMs and Translation: different approaches to localization between Brazilian Portuguese and European Portuguese.
Proceedings of the 16th International Conference on Computational Processing of Portuguese, 2024
Proceedings of the Advancing OpenMP for Future Accelerators, 2024
Combining Compression and Prefetching to Improve Checkpointing for Inverse Seismic Problems in GPUs.
Proceedings of the Euro-Par 2024: Parallel Processing, 2024
2023
Relating Edge Computing and Microservices by means of Architecture Approaches and Features, Orchestration, Choreography, and Offloading: A Systematic Literature Review.
CoRR, 2023
2022
Ion-Molecule Collision Cross-Section Simulation using Linked-cell and Trajectory Parallelization.
Proceedings of the 2022 IEEE 34th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), 2022
Proceedings of the Workshop Proceedings of the 51st International Conference on Parallel Processing, 2022
2021
Proceedings of the 33rd IEEE International Symposium on Computer Architecture and High Performance Computing, 2021
2020
CoRR, 2020
Proceedings of the IEEE International Conference on Smart Computing, 2020
2019
Proceedings of the 27th IEEE International Symposium on Modeling, 2019
2018
Exploring Power Budget Scheduling Opportunities and Tradeoffs for AMR-Based Applications.
Proceedings of the 30th International Symposium on Computer Architecture and High Performance Computing, 2018
Proceedings of the ACM Symposium on Cloud Computing, 2018
2017
HybridVerifier: A Cross-Platform Verification Framework for Instruction Set Simulators.
IEEE Embed. Syst. Lett., 2017
2014
Clust. Comput., 2014
Leveraging Optimization Methods for Dynamically Assisted Control-Flow Integrity Mechanisms.
Proceedings of the 26th IEEE International Symposium on Computer Architecture and High Performance Computing, 2014
2013
Proceedings of the ACM/SPEC International Conference on Performance Engineering, 2013
Proceedings of the IEEE International Symposium on Workload Characterization, 2013
2012
Data center power and performance optimization through global selection of P-states and utilization rates.
Sustain. Comput. Informatics Syst., 2012
Des. Autom. Embed. Syst., 2012
Proceedings of the 13th Symposium on Computer Systems, 2012
Proceedings of the 13th Symposium on Computer Systems, 2012
2011
Assessing the influence of data access patterns and contention management policies on the performance of software transactional memory systems.
Int. J. High Perform. Syst. Archit., 2011
Proceedings of the 22nd IEEE International Symposium on Rapid System Prototyping, 2011
Proceedings of the 2011 IEEE International Symposium on Workload Characterization, 2011
2010
Proceedings of the 2010 International Symposium on Low Power Electronics and Design, 2010
2009
Proceedings of the 22st Annual Symposium on Integrated Circuits and Systems Design: Chip on the Dunes, 2009
Proceedings of the 46th Design Automation Conference, 2009
2008
ACM Trans. Design Autom. Electr. Syst., 2008
2007
A Flexible Platform Framework for Rapid Transactional Memory Systems Prototyping and Evaluation.
Proceedings of the 18th IEEE International Workshop on Rapid System Prototyping (RSP 2007), 2007
Proceedings of the 2007 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2007), 2007
Proceedings of the 2007 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2007), 2007
Proceedings of the 5th International Conference on Hardware/Software Codesign and System Synthesis, 2007
2005
Int. J. Parallel Program., 2005
Platform designer: An approach for modeling multiprocessor platforms based on SystemC.
Des. Autom. Embed. Syst., 2005
Proceedings of the 17th Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2005), 2005
2004
Proceedings of the 2004 workshop on Computer architecture education, 2004
Proceedings of the 16th Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2004), 2004
Proceedings of the 16th Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2004), 2004
Proceedings of the 2004 Design, 2004
2003
Proceedings of the 15th Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2003), 2003
2001
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2001
Proceedings of the Compiler Construction, 10th International Conference, 2001