Sampo Tuuna
According to our database1,
Sampo Tuuna
authored at least 10 papers
between 2003 and 2012.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2012
IEEE Trans. Very Large Scale Integr. Syst., 2012
IEEE Trans. Very Large Scale Integr. Syst., 2012
Skewing-based method for reduction of functional crosstalk and power supply noise caused by on-chip buses.
IET Comput. Digit. Tech., 2012
2011
Boosting performance of self-timed delay-insensitive bit parallel on-chip interconnects.
IET Circuits Devices Syst., 2011
2008
Modeling of On-Chip Bus Switching Current and Its Impact on Noise in Power Supply Grid.
IEEE Trans. Very Large Scale Integr. Syst., 2008
Analysis of Delay Variation in Encoded On-Chip Bus Signaling under Process Variation.
Proceedings of the 21st International Conference on VLSI Design (VLSI Design 2008), 2008
2007
VLSI Design, 2007
2006
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2006
Proceedings of the International Symposium on System-on-Chip, 2006
2003
Proceedings of the Integrated Circuit and System Design, 2003